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Abstract
This thesis contributes to improve the photovoltaic Distributed Gener-
ation (DG) systems by proposing three novel methods to the system. On
DC conversion side, a new integrated magnetic structure for interleaved con-
verter and a new method to calculate the eddy current and hysteresis losses
in the magnetic core were proposed. On inversion side, A new synchronisa-
tion method for grid tie inverters was suggested. The technique is using the
Recursive Discrete Fourier Transform (RDFT) to ﬁnd fundamental in grid
waveform.
On the DC converter side, the beneﬁts of the new structure is to produce
magnetic ﬂux that alternate in the core across both directions of the B-
H curve. The advantages of alternating magnetic ﬂux are, to increase the
Root Mean Square (RMS) value of produced current with respect to core
volume that lead to reduce the core size and reducing losses by using high
permeability material. Furthermore, the proposed structure led to reduce the
number of magnetic components which helped to improve the eﬃciency. The
converter was tested and evaluated were the results show that the topology
is able to produce high gain and it shows that the new interleaved structure
is eﬃcient.
A new method to calculate the eddy current loss was proposed, where the
ﬂux waveform in the core was analysed to its original frequency component.
Each of the components were utilized individually to ﬁnd the loss. The eﬀect
of changing the duty cycle of the converter was taken into consideration on
the total eddy current loss, as it will eﬀect on the total harmonics content in
the ﬂux waveform.
ii
On the inverter side, due to recent developments combined with the in-
creasing power demand by single phase non-linear loads where voltage spikes,
harmonics and DC component were impacted the electric grid quality. These
eﬀects can likewise make the synchronisation process a challenge, where ﬁl-
ters or Digital Signal processing (DSP) analysers are required to acquire the
fundamental component as a consequence to the waveform deformation.
A new linear approximation with RDFT is presented in this thesis for
grid tie inverters. The new method provides a computation reduction as well
as high accuracy in tracking the fundamental frequency in a distorted grid
during synchronisation. The method accuracy was proved mathematically
and simulated with diﬀerent input signals. Error in magnitude and frequency
measurement were measured, presented and compared with other research
in order to verify the proposed method.
i
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Chapter 1
Introduction and Literature
Survey
1.1 Background
Providing alternative sources to fossil fuel has become the goal for many sci-
entists, due to increasing power demand and global warming phenomenon.
The alternative renewable sources are varied such as hydro-generators, wind
turbines and Photovoltaic (PV), the variation is led to have diﬀerent re-
quirement to make use of the renewable energy. Generated power capacity
Volt-Ampere (VA) of the renewable sources can be varied, usually high VA
sources are installed in a mode where the power ﬂow can be controlled by
dispatch centre, while for low VA rating the sources are usually installed at
the customer side like on roof PV and low power wind generators. Unfor-
tunately, the low power sources are designed to be connected to the grid
directly without a power ﬂow controller, this combination of source on load
side is now known as DG.
Improving PV systems was the core of research for many researchers,
1
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where some papers focus on the maximum power point tracing while other
search for a better method of control or improving converters eﬃciency.
Because all of the photovoltaic energy sources are providing Direct Cur-
rent (DC) with a variable voltage rating, which makes them not suitable to
connect to the grid directly. Using inversion devices like solid state invert-
ers combined with DC converter is a requirement to make the alternative
sources usable, though there are still many limitations combined with using
it. Those with solid state devices can cause power loss due to two things:
• Losses in the component as iron, copper losses and conduction losses
in semiconductor.
• Losses due to the timing, such as during synchronisation, the inaccurate
phase angle will lead to circulating current which causes loss.
Generally, increasing the number of parts or the size of magnetic com-
ponents such as inductors and transformers will lead to increase the losses.
The phase angle and the switching time of the Metal Oxide Semiconductor
Field Eﬀect Transistor (MOSFET) can likewise contribute in increasing the
losses.
In photovoltaic DG systems, while the energy transfers to the load, it
must be processed to comply the load standard. The process is performed
by a multi-stage system with diﬀerent types of converters, such as DC-DC
converter and inverter. This research will focus on improving the performance
of converters in diﬀerent sections of photovoltaic DG.
1.2 Motivation
This research is motivated to contribute in improving photovoltaic DG,Where
in such system, there are many factors that can eﬀect the performance as it
2
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will be discussed later in this research.
Because photovoltaic DG systems were under development in many areas,
investigation to contribute can be a challenge. This thesis focuses on two
areas which are the DC converter and the AC inverter.
Voltage boosting using the conventional boost converter with high power
capability can cause eﬃciency problem, where large duty cycle should be used
and that will leave an impact on losses and power capability. Many research
discusses how to improve the performance by presented a circuit modiﬁcation
such as by adding gain multiplier or increases the number of phases. This
research will take the modiﬁcation a step further by proposing an integration
of the converter magnetic structure that can improve eﬃciency.
During the test of improved integrated structure, a diﬀerence between the
actual iron losses and the calculated ones found. That diﬀerence motivated
the researcher to investigate the loss mechanism, which lead to found a new
method to calculate the eddy current and the hysteresis losses.
On the inverter side, distortion of the grid waveform due to low power
factor electronic loads or non-linear load was the reason to investigate to ﬁnd
an accurate method for inverter synchronisation. Furthermore, taking into
consideration the futuristic developments, synchronisation can be a challeng-
ing due to noise, where the carrier frequency of the inverters and transient
eﬀect of switching sources On and Oﬀ can eﬀects on the zero crossing detector
and Phase Locked Loop (PLL) methods.
The study leads to proposing a novel algorithm of synchronisation for
grid tie inverters. The new method employs the use of DSP and high speed
micro-controller. The algorithm may not be the optimum method of syn-
chronisation as it contains calculation error, this will be discussed later.
3
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1.3 Literature Survey
1.3.1 On DC Power Conversion
Boost Converter This type of converters was the initial type of voltage
boosting Switch Mode Power Supply (SMPS). It consists of chopper
such as a transistor, rectiﬁer diode and a capacitor ﬁlter. The gain of
this converter will mainly controlled by controlling the duty cycle of the
chopper. An early research [1] presented the boost converter as a power
factor correction device. The research studied frequency response of the
converter and it results shows that the gain of the topology was subject
to frequency changing [2]. Later, boost converter was implemented as
a bidirectional in DG by [3]. The research concludes that the bidirec-
tional boost converter has a superior eﬃciency in comparison to other
converters.
Tapped boost converter was ﬁrst presented and analysed by [4], as shown
in ﬁgure 1.1. It can be considered as one of the solutions to increase
boost converter gain. This topology was improved by having diﬀerent
number of turns between the output and tap point to obtain multi-
output [5]. The tapped inductor topology is still facing a problem of low
eﬃciency as [6] provides that the eﬃciency can be reduced signiﬁcantly
with the incrementing of output power.
The duality principle of using two converters was investigated by [7]. The
research shows the use of half bridge with boost topology to construct
DC converter that can act as a current source.
The idea of duality principle is used in this research by combining
tapped inductor and interleaved boost converter topologies as it will
4
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VDC C Load
L1 L2
D
Figure 1.1: Tapped inductor
be showing later.
High Current Handling Capability interleave type of boost converter
can handle, due to the multi-branches that the topology has as it was
used in diﬀerent applications [8, 9].
Integration [10] was the ﬁrst to propose a magnetic component integra-
tion for interleaved buck converter, the work analysed the techniques
of integration and found that coupling the converter inductors to al-
ternate ﬂux, can reduce the structure size as shown in ﬁgure 1.2. The
research proved that the RMS values were highest in alternate coupling
technique which can indicate a very eﬃcient coupling. However, it can
lead to an increment in the copper losses due to high RMS values.
[11] expanded the number of interleaved converter phases to three by
using one integrated magnetic, likewise presented an analytical method
to ﬁnd the input current ripple based on the magnetic material reluc-
tance and operating frequency. The research demonstrates that the
topology has high power handling capability
Eﬃciency : Improving DC converter eﬃciency is one of the research con-
5
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L1
Load
L2
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Figure 1.2: Inductors Integration
cerns. One of the factors that is limiting the converter’s eﬃciency is the
number of magnetics that are used per unit gain [12], where obtaining
high gain requires using multi stage converters which need magnetic
cores in each stage. [12] proposed in his work to combine all the boost
converter inductors and the isolation transformer on one magnetic core.
[13] improved the design by reducing the ﬂux density in the core which
can improve the power capability and reduce the losses, where ﬂux
density reduction can reduce the iron losses in the core.
Minimizing residual ﬂux : Another component integration was proposed
6
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by [14], where two interleaved converters shared the same magnetic
core as shown in ﬁgure 1.2 to construct the input inductor. Further-
more, they considered introducing an overlap time for the interleaved
converters which will lead to an increase in the operating frequency and
reduction of the core size [14].
The integration of combining the inductors and transformer in DC-
DC converters improved the eﬃciency, power handling capability and
reduced the cost [15] in the interleaved boost converter.
Gain of Interleaved Boost : Because the use of this converter is to ob-
tain high gain without compromising the eﬃciency, in recent years re-
searches made an improvement in the transfer function by tweaking
the converter circuit. The modiﬁcation was done by adding a voltage
multiplier that can improve voltage gain as in [16–19] as shown in ﬁg-
ure 1.3a. The multiplier circuit in the research shown in ﬁgure 1.3b
uses two extra diodes and two capacitors, the circuit will act as a volt-
age doubler to increase the gain and it contributed to improve system
eﬃciency to 97%.
Transformer was likewise used as a voltage multiplier , it was ﬁrstly
presented by [20], others preferred using coupled inductor to improve
boosting as with [21, 22].
7
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(a) Luozhou Suggested circuit
(b) Zhang Suggested circuit
Figure 1.3: Interleaved Boost Converter with Multiplier
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Increasing the Number of Phases of the interleaved boost converter. Many
researchers suggested to improve converter gain by increasing the stor-
age elements number and this can be achieved by increasing the phases
[23]. Though such conﬁguration will require more switching elements
and as consequent this will cause more losses.
Losses calculation : Classically [24], the losses were calculated by assum-
ing that the magnetics were supplied by a sinusoidal current waveform.
In 1988 [25] provided a theoretical and experimental results for the
eddy current losses under square wave excitation, the results show that
the loss is smaller in square wave excitation in comparison to sinu-
soidal waveform. [26] proposed an improvement to calculate the losses
in magnetic laminations though the research did not cover the excita-
tion under square wave. then [27] provides a study on the magnetic
losses under biased and asymmetric excitation waveforms and compares
them to sinusoidal excitation. However, the study did not cover how
the asymmetrical waveform aﬀects the losses. In 2013 a research [28]
studied the eﬀect of harmonics on transformer losses. The analysis of
the research shows that the losses were increased if the ﬂux waveform
is distorted by harmonics.
1.3.2 On Synchronisation
Because most of DG’s are uncontrolled by the dispatching centres, the
micro-inverters in DG should have the ability to perform an accurate
on-line monitoring to grid situation.
The monitoring process can be challenging due to grid diversity. Where
diﬀerent type of loads and power sources are connected in parallel,
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which can lead to cause a distortion in the grid waveform and impact
the synchronisation process. ie. Increasing single phase electronic loads
with low power factor can increase the third harmonic at the load side
or generate asymmetry in the waveform, likewise sudden load change or
transient can cause signal ﬂuctuation. Finding the true RMS value of
pure sine wave can be easily done, while it can be long process when the
waveform is distorted as it will require ﬁltration or advance synchroni-
sation technique. Previous research have investigated synchronisation
to the grid under abnormal condition of operation such as [66]. The
researcher was able to combine the eﬀect of transient event in the grid
and adding a DC component to the waveform to represent it.
There are many techniques that can be used to perform phasor syn-
chronisation, such as using a phase locked loop (PLL) [29], Zero Cross-
ing Detector, Discrete Fourier Transform (DFT) in digital systems and
modiﬁed zero crossing detector [30]. Generally, digital PLL’s and zero
crossing detector are low in reliability when there is a DC component in
the grid waveform such as transient and that due to device saturation
and losing lock [31]. Where both PLL’s and zero crossing detector rely-
ing on measuring the peaks of a waveform and assume the mid point is
the crossing point. This assumption is not true when the fundamental if
a signal contain harmonics or asymmetry is presented. Therefore, DFT
is becoming more widely used in analysis of fundamental component
and harmonics of electric utility voltage and current.
Sliding Window DFT research presented by [32] were the ﬁrst to utilize
real time DFT in power system. The research measures the angle of
positive sequence voltage phasor to track the rate of change in network
frequency. Recursive phasor computation shown in ﬁgure 1.4 was pro-
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posed and the input test signal was ﬁltered by the presented algorithm.
[33] presented two techniques, one was relying on the DFT window
width by matching it to the period of the signal, while the second was
relying on calculating the phase oﬀset by comparing it to known phase.
Calculating the eﬀective admittance in frequency domain and estimat-
ing the frequency was presented in [68], while [69] estimate admittance
by decomposition the current waveform using RDFT.
Real
Imaginary
Xnew
Xold
2.π
N
Figure 1.4: Inductors Integration
Where this algorithm rely on creating a Fourier BIN that has a width
that matches the wavelength of the waveform as it will be explained
later. This should ﬁlter any other unwanted harmonics and allow ac-
curate measuring.
Compensating Phase Shift [33] and [34] suggested an improvement on
using the DFT for synchronisation by compensating the phase shift
when the time window does not match system period. the compensa-
tion uses two methods, the ﬁrst to adjust the window by changing the
sampling rate, while the second will calculate the phase error.
In research [67], the researcher focused on the estimation of phase angle
11
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based on calculating the phase error of positive sequence of three phase
system.
1.4 Outline of Thesis
With the increasing of using renewable energy sources, ﬁnding an eﬀective
method to boost the DC voltage has become a need.
The work is divided into ﬁve chapters: chapter one, contains the introduc-
tion and previous research work. The steps of how the integrated structure
boost converter been developed and how it managed to increase the handling
power capability without compromising the eﬃciency. It as well covers the
aim and it will demonstrate the contribution to knowledge.
Chapter two covers the theoretical background and the principle of oper-
ation of diﬀerent types of voltage boosting converters, losses associated with
the magnetics and its calculations. Likewise the design proceeder of high
frequency transformers is covered. On the inverter side, the chapter demon-
strates the theoretical background of required tools for synchronisation such
as DFT and RDFT .
Chapter three, introduces the new integrated structure of the interleaved
boost converter and discusses the improvement of voltage gain. A new
method to calculate the eddy current loss in the integrated structure was
proposed and a mathematical derivation was explained.
A prototype was built and test results of the DC converter operation and
behaviour are shown. A comparison was made to illustrate the diﬀerence and
the eﬀect of calculating the iron losses in magnetics using the new proposed
method against the traditional method is discussed.
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Chapter Four, demonstrate the use of straight linear approximation with
RDFT for grid synchronisation was discussed. A software to execute the
proposed algorithm was written and interfacing circuit was built to connect
the ST discovery board. The algorithm accuracy was tested and results were
analysed.
Chapter ﬁve contains the future work to improve the proposed methods
and it will contain the ﬁnal conclusion of the thesis.
1.5 Contribution to Knowledge
The main contribution of the thesis can be characterized into three parts as
follows:
A New Method to Analyse Eddy Current Loss in an Integrated
Magnetic structure for Boost Converter
A new integrated structure for the interleaved boost converter was pro-
posed and implemented. The structure includes two main windings and two
multipliers on the same core. The method suggested to wind the transformer
is to alternate the ﬂux in the structure. A new method to calculate the eddy
current loss of the used core is presented. The method takes into consid-
eration the eﬀect of harmonics content at diﬀerent duty cycles on the eddy
current and hysteresis losses in the core. A prototype was built and test
carried out to verify the performance and the analysing method.
An Adaptable Interleaved DC-DC Boost Converter
A new topology for an interleaved boost converter is presented. The
circuit was able to provide high voltage gain without the need for using the
large duty cycle as shown in the transfer function. Analysis showing the
eﬀect of input inductor winding loss in relation to the duty cycle. Losses
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in semiconductor components are considered and analysed. Experimental
results for a 200W prototype to boost 32V to 320V are presented and veriﬁed
the design.
A New Method for Grid-Tie Inverters Synchronisation Based
on RDFT with Linear Approximation
A new method based on linear approximation of RDFT is presented which
will provide a computation reduction as well as high accuracy in tracking the
fundamental in the distorted grid during synchronisation. Due to recent de-
velopments combined with the increasing of power demand by single phase
non-linear loads, voltage spikes, harmonics and DC component had aﬀected
on the electric grid quality. These eﬀects make Synchronisation a challenge
where ﬁlters or DSP analysers are required to acquire the fundamental com-
ponent as a consequence to the waveform deformation.
Applying DFT using DSP processors can be one of the best solutions to
ﬁnd the waveform parameters. However, the DFT is combined with high
mathematical computations and required using advanced microprocessors to
be applied in real-time.
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Theoretical Background
2.1 Key Deﬁnitions
2.1.1 Distribution Generation DG
DG typically means generating power in small scale at the end point of
distribution system [35]. In late 1998 the term DG has become more common
due to the increasing in the number of sustainable sources in US [36]. By
relying on the modern technology in using renewable energy sources [37]
and with the global trend to reduce the carbon emission , the traditional
power system sections had changed and new terms have been used in the
description. Energy sources in the DG can be either rotating machinery,
such as wind turbines or synchronous machines, or static sources, such as
solar and fuel cells [38].
Normally the total generated power by the DG is uncontrolled by ﬂow
controller but there is a bidirectional switch installed to isolate the source.
Figure 2.1 shows a radial single line diagram for the power system network
with star connected laterals, where the DG is highlighted by dotted square.
15
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Figure 2.1: Single Line Diagram Shows The DG in the distribution system
There are diﬀerent topologies to connect the PV to the source, where
some are providing ground isolation at the DC converter side while others
are isolating the ground using transformer at the Alternating Current (AC)
side. Figure 2.2 demonstrates the system blocks diagram of the photovoltaic
DG [39], where the ground isolation is at the inverter side .
Figure 2.2: Power Flow Diagram of Distributed Generation
16
Chapter: 2 Section: 2.1
There are many advantages in implementing PV-DG for the consumer such
as [40]
• Improve system reliability, where increase the number of sources will
reduce the probability of power cut during generation fault.
• Improve power quality
• Reducing the power demand on the load side will contribute to increase
network eﬃciency by reducing losses in the transmission and distribu-
tion.
• Reduce cost.
• Contribute in reducing pollution.
likewise there are advantages for the system as a stand alone such as
• Reduces losses in the transmission and distribution by reducing power
demand.
• Increase system capacity
• Increases the control over the reactive power
• Provides environmentally friendly power
2.1.2 Photovoltaic Panel
PV panel is constructed of a set of solar silicon crystalline cells that are
connected in serial/parallel groups in one frame. The silicon crystalline is
forming a p-n junction, illumination the junction will generate charge pairs
whenever light is absorbed. This action is similar to the photosynthesis and
17
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will lead to pull the minority through the junction causing electrons ﬂow [41].
The equivalent circuit of a PV cell is shown in ﬁgure 2.3.
The I-V characteristic of the PV is smiler to a single p-n junction char-
acteristic as shown in ﬁgure 2.4, which can not make it considered as voltage
or current source. The cell acts as a voltage source between the open cir-
cuit voltage to the maximum power point, wihile it acts as a current source
between maximum power point to short circuit as in 2.4. This speciﬁc fea-
ture requires power management device to make the generated electrons ﬂow
useful.
IDC
Rseries
IPV
D RShunt Load
Figure 2.3: The Equivalent Circuit of Photovoltaic Cell
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Figure 2.4: The IV Characteristic of Photovoltaic Cell
2.1.3 Flux Density B
Can be deﬁned as the value of ﬂux that has existed in the unit area.
B (Tesla) =
φ (weber)
Area (m2)
The value of ﬂux density depends on the media type, usually it is limited
between zero to Bsat which is the saturation value.
Bsat is the maximum value of ﬂux that can exist through a unit area.
likewise It can be described as, the increment of magnetic ﬁeld intensity H
will not produce more ﬂux to be exist through a unit area of the material as
shown in ﬁgure 2.5.
However, even when the material is saturated there will be a small in-
signiﬁcant incrementing in the ﬂux density. This increment is due to the
absolute permeability of the air μo = 4π × 10−7.
Saturation occurs because all the domains in unit volume of a material
responded to external force (magnetic ﬁeld). Bsat can diﬀers depending on
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B
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Bresidual
Figure 2.5: Hysteresis Loop
material substances as shown in the table 2.1 [42]. The value of Bsat can
likewise be aﬀected by temperature variation. Where, during operation the
core temperature will rises which lead to reduce the ﬂux density required
to reach saturation, thus care must be taken to choose the operating point
which can help to prevent saturation during operation, as shown in ﬁgure
2.6 [43] .
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Material Flux Density
Bsat (Tesla)
CoFe (49% Co, 49% Fe 2 V) 2.2
SiFe (3.25% Si) 1.8
NiFe (50% Ni, 50% Fe) 1.5
NiFe (79% Ni, 4% Mo, Balance Fe) 0.75
NiFe Powder (81 % Ni, 2% Mo, Balance Fe) 0.8
Fe Powder 0.89
Ferrites Such as MnZn 0.4-0.5
Amorphous Metal Alloy (Iron-Based) 1.5
Table 2.1: Saturation of Various Magnetic Materials
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Figure 2.6: Flux Density Required to Reach Saturation Bsat in mT versus
Temperature for MnZn
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2.1.4 Magnetic Field Intensity
When an electrical current I passing through a conductor that forms a coil
has N number of turns around magnetic core, a magnetic force Magneto-
Motive Force (MMF) will be created. If we applied Ampere’s law to a closed
loop around the core that has a length of l [44], then
H =
N · I
l
where H is the magnetic ﬁeld intensity Amp · turn/m
2.1.5 Permeability μ
Is the relation between the establish magnetic ﬂux density B at each point
of the magnetic ﬁeld intensity H it measured by henries/meter. Magnetic
materials can be classiﬁed based on their permeability value. Where the
ferromagnetic materials have high permeability value [45].
μ =
B
H
The permeability has a non-linear characteristic as shown in ﬁgure 2.5,
while the curve will form a ﬂat line during saturation. Temperature has
its impact on the permeability value, as shown in ﬁgure 2.7, where it can
leave an eﬀect on the designed coil inductance during operation as the core
temperature rises [46].
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Figure 2.7: Initial Permeability μi versus Temperature for MnZn at B =
0.25mT
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2.1.6 Ferrite Resistivity
One of the advantages of using ferrite materials is they have very high resistiv-
ity at high frequencies due to domain structure. The high saturation si-ferrite
such as MnZn materials have 100−200Ω/cm, while it reaches 200−2000Ω/cm
for power si-ferrite. The ferrite resistivity depends on the frequency and
temperature of operation. Usually the resistivity decreases with increasing
temperature in the range of (0 to 40◦) and decreasing frequency [47], while
it increases with temperature growth over 40◦.
2.1.7 Eddy Current Loss
When an alternating current passing through an inductor, it will stimulate
a time varying magnetic ﬂux φ around the inductor and through its core
according to Faraday’s Law of Induction [48].
∮
E · ds = −dφB
dt
The rate of change in the stimulated ﬂux Δφ will generate an induced
Electromotive Force (EMF) across the domains of core material. Because
the grains have a speciﬁc resistivity Rg, it will allow a certain amount of
current to pass through the bounded domains, that is known as eddy current
as shown in ﬁgure 2.8.
The eddy current can produce power loss Pe that is dissipated as heat [49],
the value of Pe power dissipation is a function of the value of magnetic ﬂux
density B and its rate of change or ﬂux frequency fs as
Pe = Ke × B2m × f 2s
Ac
ρ
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Flux φ
eddy current
Figure 2.8: Eddy Current in Segments
Where Ac is the cross section area of the material and ρ is the resistivity
of the material at a speciﬁc temperature.
2.1.8 Hysteresis Loss
All ferromagnetic materials are made of very ﬁne grains; these grains respond
when a magnetic ﬂux strength is applied. Their responses will align all the
domains in parallel to each other and directed to the applied magnetic ﬂux.
If the ﬂux direction or magnitude is changed or alternate, the domains
should respond instantaneously to the rate of change, the delay in response
is deﬁned as hysteresis and it will cause a change in the B−H characteristic
of the material, as shown in ﬁgure 2.5. The delay in response will create
residual ﬂux Bresidual =
φresidual
Ac
and to element the eﬀect of the residual
ﬂux, a current should be applied in the opposite direction as H = N I
L
. The
current will reduce the residual ﬂux gradually until it reaches zero and this
mean a certain amount of power is lost in the action [50].
Physt ∝ f ·B
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2.1.9 Fringing Factor F
Introducing a gap in cores is one of the methods to prevent saturation of soft
magnetic materials. Unfortunately, gapping cores will lead to cause fringe
ﬂux around the air-gap. Consequently, fringing ﬂux can impact the value of
coil inductance, eﬃciency and it can cause extra loss because the ﬂux will
strike the windings and the core vertically.
Figure 2.9: Flux Fringing Around Airgap
The previous ﬁgure 2.9, shows that the ﬂux at the core edge can draw
a non-linear path. Equation 2.1 can measure the fringing factor and it is
always advisable to have F ≤ 1.
F = 1 +
((
lg√
Ac
)
× ln
(
2× lW
lg
))
(2.1)
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[45]
Figure 2.10: Increase of Inductance with Fringing Flux at the Gap
2.1.10 Skin Eﬀect
At high frequency the magnetic ﬁeld cannot penetrate into the interior of a
solid conductor completely, this phenomena known as skin eﬀect and it can
be deﬁned as “ The degree of penetration of a conductor by magnetic ﬂux
and eddy current” [51].
Skin eﬀect is aﬀected by two factors, which are material resistivity and
the operating frequency of the current. The general equation to ﬁnd the skin
depth is:
δ =
√
ρ
πμrμof
where μr is 1 and ρ for copper is 1.724× 10−8 (Ω.m)at 20◦C.
then
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δ =
√
1.724× 10−8
π × 4× π × 10−7f
δCu =
66.08√
f
while ρ reached 2.3 × 10−8 (Ω.m) at 100◦C at 50 Hz, which increases δ
to 9.49× 10−8 (m) as shown in ﬁgure 2.11 [51].
Figure 2.11: Skin Depth for Copper as Function of Temperature at 50Hz
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2.1.11 Proximity Eﬀect
Is a phenomena that aﬀect two conductors carrying current and next to
each other. When two conductors or more are carrying current, their mag-
netic ﬁelds may add or subtract. The eﬀect of resultant ﬁeld can cause
non-homogeneous current distribution through the conductor surface area as
shown in ﬁgure 2.12. Which can led to increase the conductor AC resistance
signiﬁcantly [51].
Distance between the conductors will aﬀect the value of produced mag-
netic ﬁeld and mainly there are four factors that aﬀect the magnitude of
proximity, which are:
1. Frequency.
2. Conductor geometry.
3. Arrangement of conductors or windings.
4. Spacing.
 
Figure 2.12: Proximity Eﬀect in Two Conductors When the Current in Same
and Opposite Direction
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to avoid huge proximity loss, having a single layer of conductors in the
transformer or alternating between primary and secondary windings is re-
quired, though it will not element the eﬀect.
2.1.12 Eﬀect of Core Gapping on Inductance
In power electronics converters, magnetic cores usually require gapping to
avoid saturation or to reduce losses. Unfortunately, such action can leave an
impact on coil inductance due to the changing of B-H characteristic of the
core. Such a change in B-H curve is caused as a result of the diﬀerence in
permeability between free space and magnetic material, as shown in ﬁgure
2.13.
+Bsat
−Bsat
H
B
μoH air
μH core new Curve
Figure 2.13: Eﬀect of Core Gaping on Hysteresis Loop
From the previous ﬁgure, the line μoH is the ﬂux density in the free air
while μH is the ﬂux density of the magnetic material. Introducing an air
gap in the core will change the total reluctance as  = l
μAc
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ltotal
μeAc
=
lg
μoAc
+
lc
μoμrAc
and by assuming (lc>>lg) then
μe =
μoμr
1 + μr
(
lg
lc
) (2.2)
where μe is the eﬀective permeability.
Consequent to the previous total inductance will be eﬀected as
L =
N2Ac μe
ltotal
L =
N2Ac
(
μoμr
1+μr
(
lg
lc
)
)
ltotal
(2.3)
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2.1.13 Synchronisation
Synchronisation is a method of aligning two waveforms such that they have
the same frequency, magnitude and phase angle to each other. The synchro-
nisation can be performed by monitoring the main waveform continuously in
real time, while adjusting the secondary source to it. The failure of perform-
ing accurate synchronisation can cause a huge current transient through the
secondary source that can lead to damage [52].
2.1.14 Zero Crossing Detector
This method is used to track or measure a system frequency. It relies on
measuring the number of peaks per unit time or comparing the system voltage
with a reference to indicate the starting point of a cycle. This method can be
implemented digitally or using analogue systems. Its accuracy is subject to
the period of measuring peaks and the measured signal quality [53]. Figure
2.14 shows a basic type of the detector, where the circuit generates a pulse
at each zero crossing point of the rectiﬁed waveform.
Figure 2.14: Basic Zero-Crossing Detector
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2.1.15 Phase Locked Loop
The PLL is a time domain method used to track a signal frequency. Figure
2.15 represent PLL system, it uses a feedback to compare the generated
output signal to the input. The arrangement can change the output waveform
frequency by adjusting the internal oscillator [53].
• Phase detector: this block generates an output εpd that is relayed to
the phase diﬀerence between PLL output and the input signal.
• Loop Filter: this block contains a low pass ﬁlter to elemental high fre-
quency component form the AC source. This ﬁlter can be constructed
ether using ﬁrst order low-pass ﬁlter or PI controller.
• Voltage Controlled Oscillator: this block is responsible to generate the
AC output, the generated signal frequency is a function of the loop
ﬁlter block.
Figure 2.15: Basic Structure of a PLL
The elementary block diagram of the PLL is shown in ﬁgure 2.16. It can
be seen that the phase detector is implemented using a multiplier, the LF
is utilized the PI controller and the voltage controlled oscillator is consist of
function supplier and integrator.
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Figure 2.16: Block Diagram of an Elementary PLL
2.1.16 Fourier Analysis
The analysis was ﬁrstly introduced by the mathematician and physicist J.B
Fourier in 1807 [54]. At the time his theory made a controversial state-
ment that any continuous signal can be represented by a series of sinusoidal
waveforms. The analysis is currently used in diﬀerent application to transfer
analogue signal into frequency domain.
This theory can be used with.
• Periodic continuous signal, is the signal that repeat itself periodically
after τ of time.
• Aperiodic continuous signal, is the signal that does not hold a certain
shape as it has a continuous change in magnitude and frequency with
the time.
To ﬁnd frequency components of a periodic waveform, multiplying the
input signal by a the mathematical functions (sine and cosine) at diﬀerent
frequencies. The product of the cosine function by the input signal will result
an odd set of frequencies, while the even set of frequencies can be obtained by
multiplying the input signal by the sine function. On the other hand ﬁnding
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the average of the analysed signal will represent the DC component within
it.
Based on the previous, any signal can represent by Fourier expression, as
follow.
v(t) = ao +
∞∑
n=1
(an cos(nωt) + bn sin(nωt)) (2.4)
The previous equation can breakdown into the main components, where
the coeﬃcients are determined by.
ao =
1
T
∫ T
0
v(t)dt
an =
1
T
∫ T
0
v(t) cos(nwt)dt
bn =
1
T
∫ T
0
v(t) sin(nwt)dt
From the previous, each periodic harmonic can be represented as a vector
V ′n = Vn∠θn .
Where
Vn =
√
an2 + bn
2
θn = arctan
Bn
an
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Figure 2.17: Adaptive Filter using Fourier Series
Figure 2.17, represent an adaptive ﬁlter by utilizing Fourier series. The
mean value of the output is subject to the Low Pass Filter (LPF) that is set
by the lowest frequency. Under normal operation the lowest frequency of the
grid voltage matches the fundamental.
2.1.17 Discrete Fourier Transform
Is a tool that is used to convert time domain data into the frequency domain.
The tool was developed due to the requirement of modern digital systems to
analyse data. Analysing continuous waveform using a digital system requires
sampling the signal to N number of samples, that what is making referred to
the system as discrete [55]. To apply DFT to an analogue signal, there are
two steps will be required to convert it into a digital signal.
• Sampling and Hold
• Quantization
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Applying the previous steps to a continuous analogue signal can lead to loss
information as it will be discussed.
2.1.18 Sampling Theorem
Is a procedure that is followed to convert continuous signal into digital, the
procedure can be performed by chopping the analogue signals to samples with
intervals of 1
Ts
as shown in ﬁgure 2.18. These samples will hold some of the
information of the analogue signal. To ensure that the data in the samples
are enough to reconstruct the analogue signals with minimum losses, the
switching frequency, Fs ≥ fanalogue this rule is known as Nyquist condition.
Choosing a lower switching frequency Fs or under-sampling can lead to loss
of information that is known as aliasing [56,57].
t
Amp
f(t)
Ts
Figure 2.18: Sampled Analogue Signal
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2.1.19 Window Function
To apply DFT for a continuous periodic signal, truncation of the input signal
is required as it will reduce the spectrum leakage. It can be performed by
multiplying the input signal ﬁgure 2.19a by a windowing function with lim-
ited width 2.19b, the resultant waveform will be a sample of the continuous
periodic signal but with limited window width as shown in ﬁgure 2.20 [57,58].
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Figure 2.19: Diﬀerent Waveforms Spectrum
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Figure 2.20: Truncation Sinusoidal Waveform and its Spectrum
The resultant waveform with ﬁnite in time domain will produce a function
that has a spectrum of two Sincs’ placed at ωo and −ωo.
Unfortunately, if the continuous input signal has unknown frequency, then
there is a possibility that the window width may diﬀer than the period of
one cycle. This will cause truncation of non-integer number of cycles. Such a
condition can lead to have a wide band of noise that can aﬀect by overlapping
the frequencies at both ωo and −ωo as shown in ﬁgure 2.21 which is known
as spectral leakage. Where spectrum of the Sinc function at ωo will spread
to interact with the −ωo causing a change in the magnitude of both ±ωo.
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Figure 2.21: Unmatched Window Truncation Waveform and its Spectrum
The previously discussed condition can be one of the DFT drawbacks
though there are some research that oﬀer solutions for such condition such
as using variable window width.
2.1.20 DFT weakness
The DFT has ﬁve weakness points that can be described as follows:
Computational load to execute the DFT there are several additions and
multiplications that should be performed which required huge time to
apply. For clariﬁcation the 1024 samples will require 4 million additions
and multiplications [55].
Where the number of additions = M(2M + 2(M − 1)) = 4M2 − 2M
multiplications = M(4M) = 4M2
Error due to Quantization Noise Quantization is a process that follow
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the sampling, where samples magnitude should change into a digital
value. The process is limited by the number of bits that the ADC
is having, it is known as resolution. Therefore the lower resolution
can cause higher diﬀerence between the signal real magnitude and the
digital level and vice versa. Therefore the quantization process will
always lead to some loss of the information as shown in ﬁgure 2.22.
That error is deﬁned as the signal to quantization noise error SQNR
analogue signal quantized samples
Figure 2.22: Sampling and Quantization of Sinusoidal Waveform
High Sidelobes , When the window function is narrow that will generate a
wide spectrum of noise. Usually the truncated signal has a zero value
everywhere except ±ωo, but this is not the case due to the sidelobe
caused by spectral leakage. The sidelobes have a peak magnitude of
13.3dB the peak of the main lobe, while the decay rate is 1
ω
, which is
-6dB.
Signal Transient the DFT has a bad response to signal transient as it re-
quires an inﬁnity periodic waveform. Transient can cause spreading
noise along the spectrum leading to loss the ability to ﬁnd the funda-
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mental frequency. Likewise, it and can cause a non-stationary statistic
which can eﬀect on the average of the signal. Figure 2.23 shows, two
sinusoidal waveforms that have the same DFT mathematical result.
0
1
1
2
T
0
2
1
4
T 1
4
T
Figure 2.23: Two Sinusoidal Waveform That has the Same DFT Value
Frequency straddle loss is the reduction of DFT output due to the input
frequency shift. Where frequency shifting will create an error in DFT
due to the mismatch between the ﬁlter frequency bin of the DFT and
the input waveform.
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2.2 Distributed Generation Function
According to [38], When Grid connected inverter operates as a part of DG,
it usually operates independently of dispatch centre. This type of opera-
tion can make DG have a big impact on the performance of the network,
which obligate inverter manufacturers to follow grid requirements in order to
produce inverters that can feed the grid, such as: [53].
1. Synchronising and paralleling
2. Power source transfer
3. Metering and monitoring
4. Electrical protection
5. Power conditioning and conversion
Two of the previous can contribute in huge impact to the eﬃciency, which
are power conversion and synchronisation.
2.2.1 Power Conditioning
Delivering energy from a source to grid in DG, requires using of multi-stage
or cascaded converters. There are various types of DC voltage boosters that
can be used to raise the source voltage and make it suitable to grid rating,
the basic types of the converter can be listed as:
• Boost converter.
• Buck - boost converter
• Interleaved boost converter.
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• Forward converter with boosting turns ratio.
• Flyback converter.
• C’uck converter.
Form previous, all non-isolated DC converters can be classiﬁed according
to the topology of operation as shown in ﬁgure 2.24.
Figure 2.24: Classiﬁcation of Non-Isolated DC-DC Boost Converters
Practically, the main factors that determine using a converter from the
previous list are eﬃciency, power handling capability and the ability to op-
erate with continuous variable duty cycle or frequency.
Because the proposed converter can be considered as an interleaved boost
with multiplier, both principles of operation of both interleaved and basic
boost will be covered in this chapter.
Boost Converter
One of the methods that can be used to step-up source voltage is by using
Boost converter [59] shown in ﬁgure 2.25. The converter has a minimum
number of components and can provide decent eﬃciency at low duty cycle.
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V DC
L
D
CQ Load
Figure 2.25: Boost Converter
The circuit starts to operate when the MOSFET is closed, a ﬂow of
current will pass through the inductor L leading to energise the inductor.
Because the capacitor C holds the output voltage value, it will switch the
diode to reverse bias. Switching the diode to reverse bias will prevent the
capacitor to discharge through the MOSFET as shown in 2.26a.
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V DC
L
D
CIon Load
(a) During on Time
V DC
L
D
C
Ioff
Load
(b) During oﬀ Time
Figure 2.26: Boost Converter Operation
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When the MOSFET is oﬀ, the inductor L will de-energise through the
diode to feed the load and the capacitor C as in ﬁgure 2.26b.
time
inductor voltage
VDC
(VDC − Vo)
ton toff
time
inductor current
Imax
Imin
IL
Figure 2.27: Boost Converter Waveforms
The output voltage will be
VDC × ton + (VDC − Vo)× toff = 0
by dividing both sides by the switching time period Ts and assuming the
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circuit is lossless
T = ton + toff
Vo
VDC
=
T
toff
=
1
1−D (2.5)
It can be seen from 2.5 equation, to obtain higher voltage gain, the duty
cycle should be very big which will require a huge time to energise the in-
ductor.
to ﬁnd the Imax
Imax =
VDC
ri
(1− e−riL t)
During the oﬀ time the current will feed the load according to
Imin = Imax × e
−ri
L
t
Tapped Inductor Boost Converter
The converter was ﬁrstly presented by [60], this type of converters shows in
ﬁgure 2.28 is relying on two factors in voltage boosting, the diﬀerence in the
number of turns between the coils, as they will act as a transformer, and
duty cycle.
The operation of the tapped inductor is similar to the basic Boost topol-
ogy, when the MOSFET is closed a current will pass through L1. As both L1
and L2 are mutually connected, certain potential diﬀerence will be produced
across L2 when the MOSFET is ON and the voltage source is connected
across the L1 inductor. During ON state the diode will be in reverse bias
and there is no current feeding the load and both inductors will act as storage
energy elements.
When the MOSFET is open, the inductors L1 and L2 will de-energise
through the diode to feed the load. According to the mode of operation and
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the mutual eﬀect of the inductors, the output voltage will be subject to the
ON time of the MOSFET and the turns ratio of the inductors. During this
state the diode will be in forward bias and current will ﬂow to feed the load.
VDC
L1 L2
D
CQ Load
Figure 2.28: Tapped inductor
Voltage gain for this converter can be obtained by [60]
Vo
VDC
=
1 + (η ×D)
1−D (2.6)
where η is the turn ratio, D is the duty cycle.
50
Chapter: 2 Section: 2.2
time
VL1V oltage
VDC
ton toff
time
VL2 V oltage
Vo
(−VDC · η)
Figure 2.29: Tapped Boost Inductor voltage
Interleaved Boost Converter
Connecting two or more boost converters can be one of the solutions to
increase power handling capability and it contribute in reducing the ripple
factor of the input current. Paralleling boost converter as shown in ﬁgure
2.30 was improved later by integrating the inductors in one magnetic circuit.
The integration helped to reduce the number of used magnetic components
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and increased the output power even further [11]. Likewise increasing the
number of parallel connected converters will increase the gain even further.
The circuit operates when Q1 and Q2 is closed, current will pass through
the switches and energise the inductors L1 and L2, both D1 and D2 are in
reverse bias. When Q1 is closed and Q2 is open, huge voltage will appear
across L1, which make D1 in forward bias, which will allow the current to
pass and feed the load. When both Q1 and Q2 are ON during the overlap
period, the ﬂux produced form the ﬁrst inductor L1 will eliminate the ﬂux
of the second inductor L2 because they are connected in reverse order. This
mode of operation will required an extra input inductor to prevent short
circuit the voltage source.
VDC
L1 D1
C
Q1
Load
L2 D2
Q2
Figure 2.30: Interleaved Boost Converter
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t
t
V oltage
Vgs1
Vgs2
time
VL1 V oltage
Vin
−(VDC − Vin)
time
VL2 V oltage
Vin
−(VDC − Vin)
(D − 0.5)Ts (0.5)Ts(D)Ts Ts
Figure 2.31: Tapped Boost Inductor voltage
53
Chapter: 2 Section: 2.2
The only one factor that eﬀects the voltage gain for this topology is the
duty cycle and the voltage gain will be similar to the conventional boost
converter gain, but multiplied by a factor of (1 +D) [11].
Vo
Vin
=
1 +D
1−D
Where D is the duty cycle or the time required to energise inductor.
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2.3 Magnetic Components
Using a magnetic component in power electronic converters can make it act
ether as a storage element or high coupling coeﬃcient material, Which is
combined with provide ground isolation and change in voltage ratings by
controlling volt/turn ratio of the windings. The importance of this material
was a key to improve the technology of producing ferromagnetic materials
for high frequency applications.
The purpose of using ferromagnetic materials to construct a magnetic
element in converters, is to use the advantage of having high permeability
characteristic to provide a low reluctance path for the ﬂux to construct.
This should reduce the leakage ﬂux which can lead to improve the coupling
between windings of a transformer or coupled inductors.
2.3.1 Types of Magnetic Materials
Magnetic materials and cores can be classiﬁed according to their purpose of
use or depending on their ability to store energy. Materials such as powder
iron, Permalloy powder and Kool Mμ can store a considerable amount of
energy, therefore these materials can be used to form ﬁlter inductors in SMPS
applications. Such materials have a permeability of 15 to 200 that requires
high magnetization current which make them not suitable to be used in
forming transformer [61].
On the other hand ferrite and ceramic materials that are made of man-
ganese, zinc and nickel such as MnZn si-ferrite. These materials have a per-
meability of 1500 to 3000 and can operate at frequencies up to 1 or 2MHz.
Because of high permeability these materials will cause low magnetization
current and because of the high frequency operation characteristic, it makes
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them suitable for forming power transformer in SMPS. Ferrite and ceramic
cores has low saturation ﬂux density Bsat in comparison to powder iron,
which can be considered as a disadvantage and a limiting factor during the
design. Another disadvantage is related to ferrite is less robust which makes
it fragile to shock and limiting its use in automotive application.
2.3.2 Core Selection
After choosing a suitable material, selection of core shape is the second step.
Magnetic cores are selected depending on diﬀerent factors as shown in table
2.2.
Core
Cost
Bobbin
Cost
Winding
Cost
Winding
Flexibil-
ity
Assembly Mounting
Flexibil-
ity
Heat
Dissipa-
tion
Shielding
Pot
Core
high low low good simple good poor excellent
PM
Core
high medium low good simple excellent medium excellent
E Core low low low excellent simple good excellent poor
EC
Core
low medium low excellent medium fair good poor
Toroidal low none high excellent hard poor good good
PQ
Core
high high low good simple fair good fair
Table 2.2: Diﬀerent Cores Characteristics
there are other factors that can aﬀect the selection, such as leakage ﬂux,
footprint, size and proﬁle of the core. Some of the cores have other factors
as it cannot handle large conductors or it is not available in big size such as
pot core.
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Toroidal cores can perform in an acceptable way during the tests for
prototypes as it oﬀers ﬂexibility to increase power handling capability by
paralleling cores through stacking two or more to each other. Where this
ﬂexibility is not available among other types of cores such as RM, PM and
PQ. However, using toroidal cores can cause huge amounts of leakage ﬂux in
comparison to other cores because it does not provide shielding.
Regarding heat dissipation, all core can perform well in this area, exclud-
ing pot cores, PQ and PM cores. However, if the amount of heat is controlled
by keeping the dissipation at low level, it will leave a positive impact as the
core iron loss is inversely proportional to temperature.
There are some other shapes such as RM, E I, ETD and EE as diﬀerent
companies produce diﬀerent shapes. From the previous, main criteria to
select a core shape can be varied according to designer preference such as
cost or shielding or heat dissipation.
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2.3.3 Transformer Design Consideration
Designing a transformer for such a converter requires great care, where all
windings should be distributed evenly across the core in order to prevent
residual ﬂux accumulation, as it will discuss later. On the other hand, uneven
coil distribution will cause a diﬀerence in the switching current, leading to
an extra ripple in the input and causing a DC bias around the core hysteresis
loop of the transformer core.
Operating the core with low ﬂux density by having a small gap of 0.1mm
with low fringing will help to reduce the eﬀect of the residual ﬂux accumu-
lation and will lead to a reduction in iron losses.∫
V · dt
NA
< Bsat
The number of turns of the primary windings for a non-gapped transformer
core can be calculated by
N =
Vin
4fsBmaxA
(2.7)
Previous equation (2.7) can be used for a non-gapped core, but when a
small gap is introduced, the winding inductance will be reduced, leading to
a mismatch in transformer impedance causing a higher current magnitude
to pass through the primary that may lead to saturation. However, to avoid
the eﬀect of the core gapping, the primary number of turns will be calculated
based on the inductance value prior to introducing the gap.
The standard equation for inductances is
L =
μAN2
l
(2.8)
where L is the inductance, μ is the permeability, A is the cross-sectional area
of the core and l is the magnetic path length (the mid-core circumference for
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toroidal cores). μ shown in equation (2.8) is the absolute permeability of the
inductor and is comprised of μ0 (the permeability of free space) and μr (the
relative permeability of the magnetic material).
μ = μ0μr
μ0 has a constant value of 4π × 10−7H/m.
During the design, avoiding saturation is very important as it can occur
for two reasons:
• When the produced ﬂux density exceeds the value of Bmax of the core
(0.5mT for N87), ie. when the current magnitude passing through the
windings produces a Magneto Motive force (N · i) value that exceeds
the operation point μ as shown in ﬁgure 2.5.
Where
B = μH
B = μ
N · i
l
• Due to the ﬂux accumulation in one direction of the B−H curve when
there is a DC component in the current waveform or when there is a
continuous changing in the operating frequency.
At this point the material cannot support the magnetic characteristics
and the winding will behave as a short circuit.
On the other hand, materials with lower permeability have a higher reluc-
tance to the magnetic ﬁeld, but will require more turns to achieve the target
ﬂux density. Such cores can operate at lower frequencies and switching losses
can be reduced, however it will produce high copper and iron losses due to
its large size.
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Another factor that can aﬀect the performance is the heat distribution
caused by the windings. To ensure even heat distribution across primary and
secondary turns, current density J should be the same or has the close value
for both windings.
Jprim = Jsecon
Iprim
Aprim
=
Isecon
Asecon
Though it is preferable to use higher cross section area than the calculated
in the secondary winding to reduce losses and improve voltage regulation.
2.3.4 Transformer Power Capability
To achieve the high eﬃciency target, the transformer is optimized to have
minimum copper and iron losses. Core selection is mainly based on physical
size and inductance, where higher inductances are preferred to achieve a lower
number of turns. However, small volume cores cannot have a high inductance,
leading the design to have higher turns which means higher copper loss and
less iron loss. The design optimization is to ﬁnd a point where both losses
have the same value by taking into consideration the core power handling
capability and mechanical limitation that can be obtained by equation 2.9
[51].
WaAc ≥ Po · C
Bm · fs · 0.85 (2.9)
where Wa is the window area of the core, Ac is the core cross section
area, Po is the total power carried by the core and C is a constant that varies
depending on the core type and waveform shape.
C = 5.07× 10−3cm2/Amp (square wave) for pot and E-U-I cores
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2.3.5 Transformer Losses
There are diﬀerent factors that aﬀect loss values, such as:
• Operating frequency
• Core size and material
• Flux density
• Operating temperature
At higher frequency there is another eﬀect which will appear across the
boundary layers between the domains. This eﬀect will be presented as a
capacitance Cb. This will cause an extra loss in the material because of
shorting the layer [62] at high frequency.
The slow response of the domains to ﬂux changing can cause another
type of loss in the core as hysteresis because it will require more energy to
force the segment to change polarity. Both components are iron losses and
are subject to the core size, core material, frequency and waveform shape at
constant temperature.
Pe = Ke · f 2s · B2m ·
Ac
ρ
(2.10)
Ph = Kh · fxs ·Bym (2.11)
Where Ke and Kh are the eddy current and hysteresis constants, Ac is
the material cross section area, while x is (1 > x > 2) and y is (2 > y > 3)
the chosen values are 1.64 and 2.68 respectively, these values were selected
depending on the operating temperature of the material N87 [63,64].
There is another sort of power loss due to remanence or residual ﬂux [65],
and it can be considered as a constant at speciﬁc operating temperature.
If the operating temperature is changed, then the residual ﬂux value will
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change because of the relaxation eﬀect, where the system will move to new
thermal equilibrium.
In the proposed method, the shape of current waveform will be considered
as a factor which aﬀects iron losses.
2.4 Power Inversion in DG
Increasing grid diversity by connecting diﬀerent type of loads and power
sources in parallel made the synchronisation process more challenging due
to waveform distortion. Calculating the signal time accurately to switch
the source ON to the grid can play a major role on micro-inverters, such
as controlling produced losses and islanding detection because it can control
over the produced power and grid quality.
Decreasing the waveform quality can lead to increase harmonics, which
can reduce the reliability of the micro-inverter.
There are many techniques that can be used to perform phaser synchro-
nisation, such as using PLL [29], Zero Crossing Detector, DFT in digital
systems and modiﬁed zero crossing detector [30]. Generally, digital PLL is
low in reliability when there is a DC component in the grid waveform, as
the system saturate and losing lock [31]. On the other hand zero crossing
detector cannot estimate the fundamental if the grid signal contains har-
monics. Therefore, DFT is becoming widely used in analysis of fundamental
component and harmonics of electric utility voltage and current [32].
Basically healthy grid voltage is a single tone waveform and it can be
represented as
Vg = Vm · sin (ωt+ θh) (2.12)
If the grid waveform is distorted, then Equation 2.12 can be rewritten to
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contain the sum of fundamental and odd harmonics
Vg = Vdc +
h=∞∑
h=1
Vm · sin ((h · ωt) + θh) (2.13)
Where h is the order of odd harmonics
In order to perform grid synchronisation, there are three variables as in
equation 2.12, which are the fundamental voltage magnitude V m, frequency
ω and phase θ that should be measured precisely.
2.5 Methods of Synchronisation
Finding zero crossing point of the grid waveform is essential due to the eﬀect
of synchronisation on the delivered power (active and reactive), which will
impact the total power delivered and stability.
There are diﬀerent methods to perform the task
• Zero Crossing detector.
• Phase Locked Loop.
• Synchronisation using the Fourier Analysis
• The Discrete Fourier Transform.
A new approach based on using RDFT tool with linear approximation
is presented, which will provide a computation reduction and high accuracy
while tracking fundamental frequency in distorted grid waveform during syn-
chronisation.
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2.5.1 Discrete Fourier Transform
In digital signal processing, DFT is an essential tool that can be implemented
to obtain the fundamental of a signal parameters by ﬁltering out unwanted
harmonics and it can be described as follows.
Vk =
M−1∑
n=0
vn · e−j2πn kM (2.14)
where k = 0, 1, 2, · · · , (M − 1) ;is Fourier Transform bin
M: total number of the samples taken at a sampling frequency.
vn: the sampled voltage
Referring to the equation 2.14, DFT operates by sampling the input signal
Vn by the switching frequency fs to calculate the component of certain grid
frequency (fg). Bin-width or frequency resolution can be found by stating
the number of samples (M) as shown in ﬁgure 2.32.
where:
binwidth =
fs
M
(2.15)
nk
a− 1
a−M a−M + 1
a
V
Figure 2.32: Sampling Window Width
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The grid waveform in equation 2.12 can be rewritten in complex notation
as follow [32]
V = V e−jθ = V cos θ + jV sin θ (2.16)
By substituting the equation 2.16 in 2.14, the voltage phasor can be
represented as real and imaginary component as follows:
eV [k] =
M−1∑
n=0
vn cos (2πn
k
M
) (2.17)
ImV [k] = −
M−1∑
n=0
vn sin (2πn
k
M
) (2.18)
2.5.2 Recursive Discrete Fourier Transform
The RDFT was developed at ﬁrst to simplify the computational complexity
of DFT since then it was widely employed in frequency detection and phasor
calculations.
According to [70] RDFT was one of the fastest algorithms in power system
application because it is computationally eﬃcient. RDFT can be used to ﬁnd
the value of Vk for a constant k.
Vk−1 =
a−1∑
n=a−M
vn · e−j2π n−1·kM (2.19)
Vk =
a∑
n=a−M+1
vn · e−j2π n−1·kM (2.20)
Thus
V NOWk = V
PREV
k−1 − v1 · e
−j2πn
M + · · ·+ vM · e
−j2πnk
M (2.21)
It can be simpliﬁed
V NOWk = V
PREV
k−1 + (vn − v(n−M))× e
−j2πnk
M (2.22)
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According to the previous there are only two multiplication, an addition
and a subtraction processes required when calculating a new value, which
will provide a time reduction during the calculation of the DFT. Reducing
computational loss means minimum lag during synchronisation, as it will be
demonstrated later.
However, solving the previous equation will require to break the expo-
nential to real and imaginary, which means it will require double the time to
solve the equation.
2.5.3 STM32F4 Microcontroller
Among the many series of digital controllers, the STM32F4 is one of the
powerful microcontroller that has 32bit. It is based on ARM Cortex-M4 core
and it was modiﬁed by adding many peripherals to it. The modiﬁcations
were able to reach the controller to 225DMIPS/608 CoreMark when executing
from ﬂash memory at 180MHz. While it requires low power consumption that
reach to 89μA/MHz. The controller gathers both capabilities of the MCU
unit to execute instructions and DSP. Having three ADCs on-board and the
ability to generate up to six PWM with ﬁve GPIO made the controller useful
for power application such as power conversion and motor control [71].
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A New Integrated Structure
Interleaved DC Converter
3.1 The Proposed Integrated Magnetic Struc-
ture
Because all high ﬂux ferrite cores are lossy in comparison to low ﬂux density
ones, Researchers were investigating new methods to increase the voltage
gain of the boost converter without relying on large duty cycle. Adding a
multiplier can be one of the methods to increase the gain. An adaptable
interleaved DC boost circuit is proposed as shown in Figure 3.1. The pro-
posed topology contains additional windings that acts as a multiplier. The
windings aligned at low ﬂux core to ensure minimum iron loss.
The topology consists of two main magnetic components, two switches and
diodes. Lin is required to provide a current continuity during the switching
overlap and to keep low current ripple on the input. The full circuit diagram
is presented in appendix B.
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The main magnetic structure can be considered as a non-isolating trans-
former consisting of four windings, where each two in a branch construct
an interleaved boost converter [72]. Both branches feed through the centre
point, which is connected to the input.
Vin
Lin
A1 A2
B2B1
S2S1
D2
D1
Cout
VN
Vout
Figure 3.1: Adaptable Interleaved Boost Topology
The proposed converter has a speciﬁc switching sequence that contains
an overlap as shown in ﬁgure 3.2.
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t
V, I
tS1 tov tS2 tov tS1
S1
S2
IA1
IA2
ILin
Figure 3.2: Switching Sequence and current applied to the transformer
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3.1.1 Circuit Description
When one switch is closed
When one switch S1 is closed during ts1as shown in ﬁgure 3.2, current will
ﬂow from a central tap V N to ground through A1 and S1 as demonstrated in
red arrows ﬁgure 3.3. The current ﬂow will cause a potential diﬀerence ,shown
in blue arrow, across the A1 windings. Because A1 and A2 are magnetically
coupled and their windings in the same direction, similar voltage will be
presented across A2. Likewise, the potential diﬀerence will produce across
B2 windings. While the input current ILin will fall gradually as shown in
ﬁgure 3.2.
From the previous, voltage stress on the second switch S2 will be double
the input voltage imposes. While stress across D2 is the sum of voltages
between the ground point of the switch S1 and the anode of D2 which are
VA1 , VA2 , VB2 .
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Vin
Lin
VA1 VA2
VB2B1
S2S1
IA1
D2
D1
Cout
V N
Vout
Figure 3.3: When One Switch is Closed
During this period of time D1 will be in reverse bias and same output
voltage will be applied across its terminal. This mode of operation will
increase the stress across S2 to become double the input voltage at point VN ,
as shown in ﬁgure 3.13.
When Both Switches are Closed
When both switches are closed during the overlap period tov shown in ﬁgure
3.2, S1 is on from the previous state and S2 is switched ON. Theoretically,
same amount of current ,shown in red in ﬁgure 3.4,will pass through the
winding A1 and A2 as long they have the same number of turns. The current
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ﬂow will lead to produce the same value of ﬂux around both windings. Be-
cause the produced ﬂux from A1 and A2 are opposing each other, the point
VN will be virtually grounded. Grounding the centre tap of the transformer
will increase the input current ILin leading to energise the input inductor.
The amount of current incrementing through the input inductor will depend
on the time when both switches are closed.
Furthermore, de-energising the transformer core will reduce the induced
EMF during the turning oﬀ process of the switch, which will make no snubber
circuit is required though it is subject to leakage inductance.
During this time period, both output diodes are in reverse bias and no
current is fed to the output.
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Vin
Lin
Iin
IA1 IA2
B2B1
S2S1
D2
D1
Cout
VN
Vout
Figure 3.4: When Both Switches are Closed
The switching process of this circuit by alternation the switches with over-
lap will continuously change the input inductor current value. This change
in the input current will cause a voltage diﬀerence across Lin, according to
VL = L
di
dt
, leading to act as a boost converter. While, the diﬀerence in turns
ratio between the primary A and the secondary B windings will add extra
gain by a factor of η.
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3.1.2 Converter Transfer Function
To ﬁnd the transfer function of the converter, two states of operation must
be considered [73].
When Both Switches are Closed
The time period for this state is DT , where in this state the current is passing
through Lin to supply both windings A1 and A2. Because A1 and A2 have
the same number of turns and opposing each other then the average ﬂux
excited in the core is zero.
φtotal = φA1 + (−φA2) = 0
This will bring the centre tap point of the transformer in ﬁgure 3.1 to
be VN = 0 which will make it act as virtual ground, which will increase the
current in Lin according to the equation
Vin = VLin = Lin
diin
dt
By assuming the incrementing is linear then
Vin = VLin = Lin
Δiin
D · T
Δiin =
VLinD · T
Lin
(3.1)
When One Switch is Closed
During this state that has a time period of (1−D)T , the current is supplied
from the source and follow through Lin and A1 windings to S1. Passing the
current through A1 windings will excite ﬂux in the core and because A2 and
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B2 are on the same core, an induced EMF is generated across both winding.
The total output voltage of the combination can be found by summing all
voltages across active windings between the ground point of the switch S1
and the output.
Vout = VA1 + VA2 + VB2
Because A1 and A2 have the same turn ratio and
NB
NA
=
VB
VA
= η
then
Vout = (2× VA) + VB2
Vout = VA(2 + η)
or
VA = VN =
Vout
2 + η
(3.2)
Where η is the transformer turns ratio
To ﬁnd the voltage across VLin
VLin = Lin
diin
dt
VLin = Lin
Δiin
(1−D)T (3.3)
by taking into consideration that the voltage across VLin is
VLin = Vin − VN (3.4)
by substituting 3.2 and 3.3 in 3.4 then
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Lin
Δiin
(1−D)T = Vin −
Vout
2 + η
(3.5)
by substituting equation 3.1 in 3.5 then voltage gain of the proposed
topology is shown 3.6
Vout
Vin
= (2 + η)
1
1−D (3.6)
Figure 3.5: Proposed structure Gain vs Turn Ratio at Diﬀerent Duty Cycle
3.2 Transformer Design
To start the procedure of designing high frequency transformer, it is required
to identify the operating frequency, power rating and voltages of the system.
Because the system is feeding from 200 watt PV and will supply the grid,
both voltage and power can be deﬁned.
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Required Parameters Value
Frequency 125-300 kHz
Power 200 Watt
Supply Voltage 32 ∼ 44 Volt
Output Voltage 310 ∼ 320 Volt
Input Current 10 Amp
Table 3.1: Prototype parameters
Based on the mode of operation, the magnetic structure can be considered
as a non-isolation transformer rather than coupled inductor as there is no
energy storage in the structure. This fact will lead to a conclusion for using
high permeability materials.
Using table 3.1, ﬁnding transformer total power is initial to specify the
core size later. The total power is the summation power through windings
of primary and secondary.
Pt = P1 + P2
If the transformer eﬃciency is 100% then pt = 400 watt.
The second step is to specify core size or area product ApP of the trans-
former. Where total area product most equal or bigger than 24000mm4,
according to equation 2.9.
The selected core of the proposed structure is Mn-Zn soft si-ferrite N87.
the core EPCOS PM50 has a μ of 2200.
The selected core is capable to handle the maximum power and the wide
operating frequency rated up to 1MHz, makes it suitable for application as
the ﬂux will alternate between 125−300kHz. The temperature is considered
to kept at 43◦C during the design [46]. It has a volume of 31000mm3, which
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has area product bigger than the required one and can oﬀer ﬂexibility for
future development. Because of PM50 is a pot type, its shape contribute to
reduce leakage inductance in the transformer.
Using equation 2.7 with the help of information provided in table 3.1, the
number of primary turns will be;
N1 ≈ 1 turn
The previous number of turns was calculated for the non-gapped core.
To reduce ﬂux density, gapping by 0.16 mm will be introduced to the core.
Because gapping the core can eﬀect on inductance value which consequently
will impact the total input current, the following new number of turns is
calculated to maintain the inductance (≈ 11μH) as in equation 2.3.
N1 = 3 turns
for the speciﬁed air-gap a fringing factor F was calculated to ensure the
accuracy of introducing choice
F = 1 +
((
lg√
Ac
)
× ln
(
2× lW
lg
))
(3.7)
Where lW is window length and F ≈ 1 which is acceptable for the speciﬁed
design.
From table 3.1, the average gain required is 8. To improve the converter
stability by making sure that the operation is in the linear part of the ﬁgure
3.5, the duty cycle should be limited between 10% ∼ 50%.
By taking into consideration the previous values of gain and duty cycle
with help of equation 3.6, the suitable number of secondary turns are
N2 = 15 turns
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Figure 3.6: Windings Distribution in the Core
3.2.1 Flux Orientation During Operation
When switch S1 is ON the current will ﬂow through the A1 windings to
ground. The current will produce a ﬂux in the core which will induce a
voltage across the B1 windings. During this operation the ﬂux will build
in one direction of the B-H curve of the magnetic core. When S2 is ON
the current will ﬂow in the second branch through the windings A2 to the
ground, leading to induce a voltage across windings B2.
Because the windings in both branches are opposing each other, the ﬂow-
ing current in S2 will induce a ﬂux in the negative part of the B-H curve of
the core material. The current waveform with the overlap operation is shown
in ﬁgure 3.2
The residual ﬂux is minimized during the operation by introducing an
overlap time. During the overlap time, both switches will be closed leading
to pass the current through both low voltage windings.
The current in both branches will have a diﬀerent gradient and magnitude
because of the residual ﬂux in the core. This mode will cause the voltage at
the centre tap of the transformer to fall to zero (or become virtual ground),
therefore Lin is required to provide current continuity by introducing an
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impedance between the centre point and the source. Minimizing the residual
ﬂux will allow the operating frequency to increase to the core operating limit.
The magnetic structure will combine two interleaved boost converters,
each consisting of a low voltage winding and a multiplier. This structure
will minimize the number of magnetic components and should contribute to
obtaining high eﬃciency for the topology where the losses are kept minimum.
3.2.2 Wire Selection and Current Density J
At high frequency, skin eﬀect has a huge impact on the wire cross section.
The eﬀective skin depth can be found by equation 3.8 [61]
δ =
ΔKtemp√
f
(3.8)
where ΔKtemp = 66.08 at 20
◦C and δ is in (mm).
At the operating frequency the required diameter of the wire is 0.085mm.
Taking the peak current of the primary into consideration with respect to
the current density, the selected Litz wire is 7 × 0.3mm, while the current
density is J1 = 3.03 A/mm
2.
3.3 Input Inductor Lin
The proposed integrated interleaved boost converter shown in ﬁgure 3.1 re-
quires an input inductor to act as a current source and to reduce input cur-
rent ripple. According to the previous, the input current waveform will be a
unipolar as shown in ﬁgure 3.7 which requires a diﬀerent type of materials
in comparison to transformer core.
The priority for such application is to choose a material that has high DC
bias capability. Alloy powder cores such as Sendust, Neu Flux, Iron Silicon
(Fe-Si) and Koll Mu are suitable for storing energy.
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Iin
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Amp
Figure 3.7: Flux Waveform in the Transformer
An equation to ﬁnd the current ripple was derived to ﬁnd the suitable
inductance value. During the period where only one switch is closed, as
shown in Figure 3.1, the voltage diﬀerence across Lin is given by
VLin = −L
dIin
dt
and
VLin = (Vin − VN)
while VN = VA then the previous equations can be rewritten as
(Vin − VA) = −LdIin
dt
(3.9)
The output voltage is given by
Vout = 2VA + VB (3.10)
while the turn ratio is
VB
VA
= η
then the output voltage can be
Vout = VA (2 + η)
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Or
VA =
Vout
2 + η
(3.11)
by substituting equation 3.11 into 3.9, we obtain
VLin = −
(
Vin − Vout
2 + η
)
= Lin
ΔiLin
(1−D)T
Rearranging this for ΔiLin gives
ΔiLin ≥
−
(
Vin − Vout2+η
)
T (1−D)
Lin
(3.12)
to ﬁnd the suitable inductance value, the following equation 3.12 can be used:
Following photovoltaic system demand, limiting maximum allowable in-
put current ripple to Δiin = 1A will require L ≥ 50μH
A Sendust material toroidal core MS-106125-2 was selected with dimen-
sions of Outside Diameter (OD): 26.92mm, Inside Diameter (ID): 14.73mm,
Height (Ht): 11.18mm and has an initial Permeability of 100
The required number of turns to achieve the target inductance value were
12 turns.
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3.4 A New Proposed Method to Find Iron
Losses
Because the losses are linked to the frequency and ﬂux density, the classic
way of calculating the core iron losses [24] will be accurate when a single
tone current produces a ﬂux. Research has been published to analyse the
magnetic losses. However, this research considered the operating frequency
as a pure sinusoidal waveform [74], [75], while Mn-Zn cores are usually used
with switching power supplies which produce asymmetrical waveforms which
contain harmonics.
In power electronics converters most of the magnetic materials are sup-
plied with square or triangular current waveforms with variable duty cycle.
This will excite a ﬂux in the core at diﬀerent frequencies [76].
B(t) = Bdc +
∞∑
n=1
Bmn · sin(wnt) (3.13)
Where n is an odd integer
Because the current waveform as shown in ﬁgure 3.2 has an approximate
square shape and the ﬂux density is chosen to have a small value, the pro-
duced ﬂux in the transformer core will have the same shape. The expected
ﬂux waveform shown in ﬁgure 3.8 is a quasi square wave with variable oﬀ
time.
B(avg) =
1
π Ac
(∫ π−α
0
φm dt
)
(3.14)
By ﬁnding the odd harmonics in the waveform, we will have:
B(ω) =
1
πm Ac
(∫ π−α
0
φ.sin(n · ωt)dt
)
(3.15)
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Figure 3.8: Flux Waveform in the Transformer
B(w) =
φm
π × Ac(nw) [− cos(nwt)]
π−α
0
B(w) =
φm
π × Ac × (nw) [− cos n(π − α) + cos(0)]
where
cos(0) = 1
B(w) =
Bpeak
π × (nw) [1− cos n(π − α)]
The ﬂux in the core has two components, imaginary and real, both of
which will vary with respect to the ﬁeld frequency. Because eddy current
loss is caused only by the real component of the ﬂux, it can be calculated
thus
B(n) =
Q∑
n=1,3,5
(
Bpeak
π (nw)
(1− cos n(π − α))
)
(3.16)
Where Q is the factor that is limited by the material highest operating
frequency.
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By substituting equation 3.16 in 2.10 and assuming the material MnZn
resistivity, ρ, is constant from n=1 to Q, the eﬀect of all harmonics and duty
cycle changing on eddy current loss will be:
Pe(n) = Ke
Q∑
n=1,3,5
f 2n ·
(
Bpeak
π (nw)
(1− cos((π − α)n))
)2
Ac
ρ
(3.17)
Consonantly the hysteresis loss can be found by
Pe(n) = Ke
Q∑
n=1,3,5
fxn ·
(
Bpeak
π (nw)
(1− cos((π − α)n))
)y
Ac
ρ
(3.18)
Where x = 1.64 and y = 2.68 as they were selected depending on the oper-
ating temperature.
In both 3.17 and 3.18, total power loss will be aﬀected by the change
of duty cycle α and the harmonic order. The equations did not take into
consideration the eﬀect of the continuous changing in material temperature
during operation as it can be related to future work.
85
Chapter: 3 Section: 3.4
3.4.1 Windings Resistive Losses
Dealing with high power at low voltage the resistive losses can be very high
due to the current value. Even the current waveform has its impact on the
total wire losses when the value does not have a constant DC level. Distorted
waveform can be simpliﬁed using Fourier to harmonics component [77].
Each frequency component produces a certain amount of ﬂux around the
wire that is linked proportional to its current value. Leading to have a huge
amount of ﬂux that is induced by diﬀerent current components.
Each component causes a unique skin depth δ related to the its frequency
as δ = 66.08√
f
The total winding losses can be calculated by taking into consideration
all the current components as shown
Plos = I
2
DC ·RDC +
∞∑
n=1
(In)
2 · Fr(ωn) ·RDC (3.19)
Where In is the rms current value of the Fourier component at (ωn),
resistance factor Fr is the ratio of AC to DC wire resistance at a certain
frequency, to ﬁnd the resistance factor at diﬀerent frequencies
Fr(ωn) = 1 + (Fr(ω1)− 1)ω
2
n
ω21
Equation 3.19 can be employed to ﬁnd the wire losses in Lin where the
current waveform is distorted, nevertheless it can be used to ﬁnd the copper
loss in the transformer.
During the design, proximate eﬀect was not considered due to having
single layer of turns at the primary side. Likewise, the secondary was made
of a single layer of turns. Having a one layer of turns for each will cause
proximity resistance but it will not be signiﬁcant.
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3.5 Results on Integrated Magnetic Structure
and Iron Losses Calculation
Transformer was designed and tests were carried out to verify its perfor-
mance. Figure 3.9 shows the primary side inductance value of the trans-
former at diﬀerent DC bias. This test proves the design accuracy when an
eﬀect of DC component that may produce during frequency changing. It
likewise veriﬁes the selection of core material and size. According to ﬁgure
3.9 a test of DC bias eﬀect on the inductance. It shows that primary winding
inductance changed by 0.2μH when the core biased using 6 Amp DC through
the primary windings.
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Figure 3.9: Primary Side Inductance VS DC Bias
The change in inductance value was due to the rising temperature of the
core during the test and even though, it is acceptable and it veriﬁes the
selection of core size and the design concept.
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The total iron loss of the core is 1.9 watt for a 200 watt system. This will
provide an eﬃciency of 99%. According to the ﬁgure 3.10, it can be seen that
the area under the curve of the ﬂux waveform has an average value of zero.
Having an average of zero means, that the windings are evenly distributed in
the core and there is no DC component. This will prevent ﬂux accumulation
in any direction of the B-H curve, leading to saturation.
Figure 3.10: Voltage obtained from auxiliary to show the ﬂux waveform in
the core
Figure 3.10 shows the ﬂux waveform as voltage obtained across 10kΩ re-
sister fed from half turn auxiliary winding. The waveform has a peak voltage
of 20V and frequency of ≈ 130 kHz, where the low operating frequency is
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used to test the circuit.
The quasi square shape of the ﬂux waveform indicates that there are
harmonics component in the ﬂux. The magnitude of the harmonics compo-
nent can vary by changing the oﬀ time of the ﬂux waveform and it will be
considered during losses calculation.
Moreover, having zero volt during the overlap time in the ﬂux waveform,
means the primary windings on both sides are having the same number of
turns and the windings are equally balanced.
Figure 3.11 shows the current waveform of the A primary windings which
will look same as input inductor current waveform when both waveforms
added to each other as shown in ﬁgure 3.12.
Figure 3.11: Current Waveform of the A Windings
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Figure 3.12: Current Waveform of the Input Inductor
Figure 3.12 shows that the rate of change of input inductor current is
twice the rate of change of transformer primary current, which indicates
less switching losses and smaller input inductor required. furthermore, the
current ripple is limited to less than 1 Amp which veriﬁes the selected value
of the input inductor.
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Figure 3.13: Drain to Source Voltage and Drain Current
From ﬁgure 3.13 the peak voltage across the MOSFET is the product
of double the input voltage times η, which is identical to the mathematical
ﬁndings. Furthermore, the ﬁgure shows that the Vds has ringing when the
MOSFET is oﬀ, which is due to leakage inductance of the circuit.
At the output side, the converter was capable of delivering 2A at 320V
system as shown in ﬁgure 3.14. During switching the reverse voltage across
output diodes was 500V , this voltage is the reason for high reverse conduction
losses.
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Figure 3.14: Output Diode Voltage and Current
It can be noticed from the previous ﬁgure 3.14, the converter is operating
in Discontinuous Current Conduction mode (DCCM). The DCCM is suitable
mode to operate all boost type converters.In order to match the impedance
at both sides of the converter, variable frequency control was use with ﬁxed
duty cycle. Where the duty cycle was pre-set to a value that is in the linear
region of ﬁgure 3.5. There is another factor to determine the duty cycle, this
factor can aﬀect the total loss as it will demonstrate later.
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The design priority was to have a ﬂux density of 0.015T in order to
reduce the iron losses. Using MATLAB software, ﬁgures 3.15 and 3.16 were
produced to show the optimum number of turns and the operating frequency
for the 0.16mm gapped core.
Figure 3.15: Flux Density at Diﬀerent Number of Turns
By referring to the previous ﬁgure 3.15 it can be seen that three turns
can be used to obtain 0.015 Tesla.
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Figure 3.16: Flux Density at Diﬀerent Frequencies
According to ﬁgure 3.16, the ﬂux density value can vary between 0.015
to 0.025 Tesla depending on the operating frequency. However, changing
the ﬂux density will aﬀect the transformer losses. Likewise, it will leave an
impact on the switching devices stresses due to the change in the current
value
94
Chapter: 3 Section: 3.5
 
n: 1 -> 11 
 
 
n: 1 -> 9 
 
 
n: 1 -> 7 
 
 
 
 
n: 1 -> 5 
 
 
n: 1 -> 3 
 
 
 
 
 
 
 
 
 
 
n: 1 
Figure 3.17: Eddy Current Loss VS α with respect to Diﬀerent number of
harmonics
Figure 3.17 was plotted for core PM50 that is made of N87 and oper-
ating at 200kHz , it shows the expected eddy current loss per unit volume
according to the proposed method. The quasi square waveform of ﬂux is
analysed at diﬀerent α where α = (2π−Duty Cycle). The magnitude of ﬂux
waveform sinc was changing depending on α value. The eddy current loss
was calculated according to harmonics contents at each α and added to the
main loss of the fundamental component. It is clear the total loss increased
by signiﬁcantly at α = 0, while it increases by 300% at α = π
2
.
By considering the operating frequency of the converter is 200kHz and the
core highest rating of operating frequency is 1MHz, then the 5th harmonic
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is the highest frequency that the core can respond to. Using ﬁgure 3.17,
the trace labelled n = 1 → 5 at α = 0.30◦ = 0.523 rad shows the eddy
current loss is 55 kW/m3, which is approximately 1.705Watt. Where the
eddy current loss, shows an increment of 20% in comparison to the classical
method. The new calculated losses value is identical to the practical results.
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Figure 3.18: Hysteresis Current Loss VS α with respect to Diﬀerent number
of harmonics
Changing α will likewise aﬀect the Hysteresis loss due to the change in
total harmonics component. Figure 3.18 shows the eﬀect of the harmonics
components on the loss, where the total hysteresis loss increased by 22%.
However, the loss for α > 0 is not signiﬁcant.
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Figure 3.19: The proposed converter eﬃciency
From the prototype practical test, the converter eﬃciency reached 93%
as shown in ﬁgure 3.19, this value is subject to increase depending on the
quality of the components. The transformer iron losses where 2W , which
should make the converter 99% eﬃcient. Using the new proposed method to
ﬁnd the losses, it can be noticed that both practical and mathematical losses
calculations where identical.
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3.6 Comparing Performance to Previous Re-
search
In order to verify the usability of the proposed converter, a comparison is
made to demonstrate the advantages of the converter.
Topology Gain MOSFET Stress Diode Stress Duty Cycle
Tapped Inductor Boost 1+(N×D)
1−D
Vin
1−D VO 0 ≤ D ≤ 1
Interleaved Boost 1+D
1−D 2× Vin VO 0 ≤ D < 0.5
Boost Converter 1
1−D
Vin
1−D VO 0 ≤ D ≤ 1
Full-Bridge N Vin Vin ×N 0 ≤ D < 0.5
The Proposed Converter 2+η
1−D 2× Vin (2+η)Vin1−D + VO 0.5 ≤ D < 1
Table 3.2: Comparison of Diﬀerent Boosting Strategy
It is clear from table 3.2 that all the types of boost converter are relying
on changing the duty cycle to obtain a speciﬁc gain excluding the full-bridge
converter that its gain is limited by the number of turns of the transformer.
Likewise, the proposed converter can oﬀer the highest gain ratio, where 2+η
is the factor that distinct this converter from other boost types. Galvanic
isolation can be provided by the full-bridge, unlike other types of boost.
Though, this mainly depends on the PV connection topology as it can be
provided at the inverter side.
Having high voltage stress on semiconductors can cause a huge amount
of losses while switching. From table 3.2 the proposed converter has double
the input voltage shown across the MOSFETs during switching, however the
converter switches are required to operate at half the converter frequency due
to the overlap, which can improve the eﬃciency. Where having two switch
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with the overlap period led to reduce switching loss to half. Unfortunately,
voltage stress on diodes are the highest among the list, which can leave an
impact on eﬃciency.
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A New Synchronisation
Method for Grid Tie Inverters
4.1 The Proposed Synchronisation Method
With the improvement of micro-controllers, digitizing power systems has be-
come a need to use the beneﬁts of modern controllers. For grid tie inverters,
measuring the periodic signal to obtain waveform parameters using a digi-
tal system requires transforming the measured data to a vector using DFT.
During vector measurement, there are three factors, which are the rotation
speed, the magnitude and the phase angle should be found during. Ide-
ally, grid waveform is continuously oscillating around 50 Hz, the proposed
algorithm in this research is suggesting a method to measure the actual fre-
quency [78].
Because grid frequency can vary within a certain limit, usually between
48Hz and 52Hz. The suggested algorithm will use the variation limits of the
grid frequency to employ the DFT with ﬁxed window width that is tuned to
both mentioned frequencies.
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The First step is to transfer the waveform to a digital system by sampling
the input signal, the number of samples must be a positive integer that is
multiple of the measured frequency, according to the following.
f(measured) =
k · fs
N
(4.1)
where fs is the switching frequency.
Because employing DFT will require hough computations, using shifting
buﬀer will reduce the time required. This mathematical method of reducing
the execution time of DFT is known as RDFT. The RDFT tool will generate
real and imaginary numbers that will vary according to the input. The output
of the RDFT will follow the property of sinc function at both bins. Because
the research focuses on using two RDFT method to measure grid frequency,
both values are chosen between the operating limits of the grid frequency
variation. Practically the selected frequency which have a magnitude of Hb
and Ha as in ﬁgure 4.1.
f
Amplitude
52Hz
Ha
48Hz
Hb
α
S
Figure 4.1: Two Frequency Points Measurement with Diﬀerence of 4Hz
If the grid waveform operates at exactly 50 Hz, both of Hb and Ha will have
the same value and by drawing the envelope of sinc function for the two
RDFT, both envelopes should interact at α point.
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By assuming that the grid is not operating at 50 Hz, the following equa-
tion can be used to ﬁnd the magnitude and frequency at point α.
Ha · sinc(52− α) = S (4.2)
Hb · sinc(52− 4 + α) = S (4.3)
Where both Ha, Hb are unity and represent the magnitude of the measured
frequency point. Solving the equations 4.3 and 4.2 should have the same
values and can be rewritten as
Ha · sin(52− α)
52− α = S (4.4)
Hb · sin(48 + α)
48 + α
= S (4.5)
Applying Taylor series can be one of the methods to solve the equation
to ﬁnd α as follows
sin(52− α) = (52− α)− (52− α)
3
3!
+
(52− α)5
5!
− (52− α)
7
7!
+ .... (4.6)
or it can be rewritten as
sin(52− α) =
∞∑
i=0
(−1)i
(2i+ 1)!
(52− α)2i+1 (4.7)
where i is an integer value.
As it can be seen solving the sinc function can lead to a series of sequential
mathematical equations which requires a huge time to be solved and leads
to make the solution ineﬃcient. To solve this obstacle, the research will
follow linear approximation method as one of the solution to reduce the
computational time.
Alternatively, assuming a linear change of the intersection point of both
sinc functions will reduce the computational loss signiﬁcantly and provide
an accurate method of frequency measurement.
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This method can be best described as, measuring the frequency using the
RDFT magnitude. Referring to ﬁgure 4.2 This can be performed by drawing
a straight line between the peak of the 52 Hz point and end at 48 HZ. This
will shape a triangle that has a unity height and a base of 4 Hz.
The height of the triangle will be changed with respect to the RDFT
output values. This variation will lead to move the interaction point α along
the scale of 4Hz.
Practically, when Hb = 1 and Ha = 0 then the measured frequency
should be 48Hz, while if the Hb = 0 and Ha = 1 then the measured fre-
quency should be 52Hz. Moreover, having the same value for both will
indicate a 50Hz.
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Figure 4.2: two sinc function interact with bin diﬀerence 4Hz
4.2 Finding Frequency Deviation
The following mathematical derivation can be used to ﬁnd the frequency
deviation of the input waveform by employing straight line approximation.
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Figure 4.3: Two Frequency Points Measurement with Diﬀerence of 4Hz
x = 0 ⇒ y = Ha
y = 0 ⇒ x = bin width
ya = Ha− Ha
bin width
× x (4.8)
yb = 0 +
Hb
bin width
× x (4.9)
the intersection point occurs when ya = yb
Hb
bin width
x = Ha− Ha
bin width
x
(Hb+Ha)
x
bin width
= Ha
then
x = bin width
Ha
Hb+Ha
(4.10)
where in equation 4.10, x represents the frequency deviation across the
4Hz bin width.
4.3 Frequency Correction
With the help of linear approximation, the ratio of frequency deviation can
be determined based on equation 4.10, which will help to ﬁnd the actual
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frequency.
fdev = 4× Ha
Hb+Ha
(4.11)
By employing equation 4.11, the value of frequency deviation will deter-
mine by relaying on the intersecting point α of the two bins. Finding that
point will not determine the actual signal frequency. Rescaled the deviation
will be required to ﬁnd the actual value of operating frequency, according to
4.12.
fact = 52− fdev (4.12)
4.4 Calculation of the Magnitude
Calculating the voltage of grid waveform is the second step following esti-
mating the actual frequency. After applying RDFT, the grid waveform was
transformed to a vector with certain length, as shown in ﬁgure 4.4, and
equation 4.13 can be used to ﬁnd the length.
V ector Length =
√
Real2 + Imag2 (4.13)
Real
Imaginary
X
θ
Figure 4.4: Phase Measurement
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Unfortunately, the vector length will not represent the actual voltage of
the grid waveform, because it forms the output of trigonometric functions,
and it is required to normalised it as follow.
A lookup table of Sinc function was generated with respect to the calcu-
lated frequency. The Sinc magnitude has an amplitude of unity and width
of 2Hz limit, where it can cover half the range of frequency from 50Hz to 52
Hz, while the second Sinc can be mirror image.
Equation 4.14 can be used to ﬁnd the actual magnitude.
Amplitude =
V ector Length
StoredMagnitude
(4.14)
4.5 Phase Measurement
To calculate the phase angle θ of the grid waveform, both real and imaginary
values of RDFT outputs is used.
applying the inverse of trigonometric tangent atan function to both imag-
inary and real of DFT according to equation below will determine the Phase
angle of the input signal.
θ = atan
Imag
Real
(4.15)
By applying the proposed method, there are 20 synchronisation point in
one cycle where:
Synch points =
fs
f
=
1000
50
= 20 (4.16)
As shown in equation 4.16 the sampling process will repeat itself twenty
times. Each time, it acquire 250 samples during one duration of the grid
waveform. This indicates high precision to resynchronise in case of frequency
drifting.
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To ﬁnd the spacing of phase measurement to the synchronisation points.
Phase spacing =
360
20
= 18◦
at 50Hz.
From the previous equation, the algorithm can resynchronise after 18◦
of vector rotation or there are 18◦ between synchronisation points. As it
previously demonstrated, this value is relying on the number of samples and
switching frequency.
The code was written using embedded C language with the help of Kiel
compiler as it is shown in appendix D
4.6 Simulation of the Proposed method
A simulation code was written using MATLAB to demonstrate an approxi-
mate behaviour of the proposed method. The code can show how the algo-
rithm will respond to the variation of grid frequency. Likewise, it can show
the error in frequency measurement as it is tested at diﬀerent frequencies.
Three frequencies 51,50 and 49 Hz were selected to perform the simulation
and same Fast Fourier Transform (FFT) parameters that were used in the
hardware were used to ensure the performance. Where fs = 1000Hz,N =
250, Ka = 12, kb = 13.
A Sinc function was created as a subroutine, to show the simulation steps
clearly, as follows.
f unc t i on [ y ] = mysinc ( x )
i f ( x == 0)
y = 1 . 0 ;
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e l s e
y = s i n ( p i ∗x )/ ( p i ∗x ) ;
end
end
It is shown in ﬁgure 4.5, when the input frequency is 50Hz, both Sinc
functions had the same magnitude and it is clear that the bins at 12 Hz and
13 Hz had the same hight.
Unfortunately, in normal situation the measured frequency does not occur
on the speciﬁed bins, which can cause spectral leakage. Consonantly, the
spectral leakage can generate an error that will be aﬀected the magnitude
measurement of the main bins. Such error is shown as a magnitude error of
bins at 11 and 14 Hz. However, because the error had the same eﬀect on both
functions, this can eliminate the error impact during frequency calculation.
Figure 4.5: Intersect Point of Two Sinc at 50Hz
The response of the algorithm for 49Hz will be causing an increment in
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the magnitude of the FFT bin at 12 Hz and reduction in the magnitude of
bin at 13 Hz. On the other hand the intersection point of two sinc functions
will be pushed further to 52 Hz and to correct that equation 4.12 is used
as shown in ﬁgure 4.6. It can be seen in ﬁgure 4.6 there are two vertical
lines at the intersection point, the displacement in x- axis between them is
representing a computational error in frequency measurement if the tested
signal is sinusoidal waveform.
Figure 4.6: Intersect Point of Two Sinc at 49Hz
The same eﬀect was obtained when the signal frequency is shifted to
51Hz, though this time the FFT bin at 13 has much higher value as shown
in ﬁgure 4.7.
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Figure 4.7: Intersect Point of Two Sinc at 51Hz
Unfortunately, if the tested waveform is distorted, then the calculated
frequency using the proposed method will be slightly shifted from the funda-
mental. The error is due to the harmonics of the truncation waveform when
DFT was used. Figure 4.8 shows the frequency measuring error when tested
signal was Square wave that had a time period of 20ms and 50% duty cycle.
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Figure 4.8: Eﬀect of Square waveform on measuring frequency
Another factor can aﬀect measuring frequency is the phase angle of the
truncated waveform. According to the simulation program, Figure 4.9 shows
the response of the algorithm between 48Hz to 52Hz at φ = π
2
. It can be
seen that the error in magnitude is limited by ±0.04035%. The summation
result of magnitude and error can eﬀect on measuring fundamental frequency.
Though, by knowing error boundaries and correspondent phase angle, the
error can be normalised as it will be suggested as future work.
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Figure 4.9: Error in Magnitude due to spectral leakage
4.7 Validity of the proposed method
To prove the validity of the straight line approximation method using two
Sinc functions
Let assume both functions are placed by 1 per unit away from each other,
Ha = a
sin(πx)
πx
Hb = b
sin(π(1− x))
π(1− x)
The intersecting point occurs when Ha = Hb at the mid point.
a
sin(πx)
πx
= b
sin(π(1− x))
π(1− x)
by rearranging the previous equation
a
b
· π(1− x)
πx
=
sin(π(1− x))
sin(πx)
(4.17)
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By solving the factor sin(π(1− x))
sin(π − πx) = cos(πx)sin(π)− cos(π)sin(πx)
but cos(πx)sin(π) = 0 then
sin(π − πx) = −cos(π)sin(πx)
sin(π − πx) = −(−1)sin(πx)
substituting the previous in equation 4.17, it can rewritten as
b
a
· π(1− x)
πx
=
sin(πx)
sinπx
a
b
=
(1− x)
x
Solving the previous equation will lead to
x =
b
a+ b
From the previous, result can demonstrate the validity of straight line
approximation in measuring continuous signal frequency.
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4.8 Hardware Requirements for the Experi-
mental Setup
Controlling any power electronic devices using micro-controller requires great
care due to voltage rating diﬀerence. Buﬀering and voltage level shifting are
the main points that the interfacing circuit should address.
Voltage transducer An Operational Ampliﬁer (Op-Amp) LM358 is con-
nected as a non-inverting ampliﬁer with DC value adjust is used as a
transducer. This stage will allow to feed the grid voltage into the mi-
crocontroller with suitable voltage rating 3.3V as shown in Figure3.1.
The non-inverting ampliﬁer gain is found by
GV = Vi
33k
100k
×
(
1 +
33k
100k
)
(4.18)
where the input voltage Vi = 5×
√
2
The schematic of the level shifter is shown in ﬁgure 4.10 and the pro-
totype circuit is shown in the appendix E ﬁgure E.1
Grid waveform emulator To emulate frequency variation of grid wave-
form, a function generator that is able to generate distorted waveform
was built. The schematic shown in 4.11 compromises a single integrated
circuit ICL8038 with the ability to control duty cycle and frequency.
By adjusting both 10kΩ variable resisters, a distorted waveform with a
range of 48 Hz to 52 Hz can be generated that is asymmetrical around
y-axis. the circuit output was fed to the ST Discovery board to PA1,
where the ADC is located.
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Figure 4.10: Non-Inverting Level Shifter
11
100k
12
4.7nF
10
8
7
4
10K
V cc 10V
5
10K
6
2
Vo to PA1
Figure 4.11: Grid Waveform Emulator Using ILC8038
115
Chapter: 4 Section: 4.9
4.9 Experimental Results of the Proposed Syn-
chronisation Method
An experimental prototype was built in order to verify the suggested method.
The digital microcontroller STM32F4 in ST discovery board by ST electron-
ics was programmed with the proposed algorithm. The grid voltage waveform
was fed to the ST discovery board with a help of an interfacing circuit to
match the grid voltage to the controller requirement which is unipolar 3.3
Volt. System Testing was carried out to initiate the validity by checking the
response speed of tracking the waveform magnitude as well as the frequency
and the phase angle.
Speed response test was performed as shown in ﬁgure 4.12, lower wave-
form labelled Grid Waveform mimic the ﬂuctuation that might occur with
the grid. While top trace labelled Algorithm Response demonstrate the
prototype outcome.
Two advantages can be seen in 4.12, which are the algorithm has a high
response speed to the rate of change of the grid voltage and there is a linear
relation in the rate of change between the measured value and the grid voltage
at low frequency variation.
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Volt Volt 
sec 
Grid waveform fluctuation 
Algorithm Response 
Figure 4.12: Speed Response to Input Voltage Variation
To ensure that the algorithm is able to synchronise an inverter with the grid
accurately. Figure 4.13 shows a generated gate signal (pulse) of an inverter
transistor that triggered at the start of each cycle of the grid waveform.
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Grid Waveform 
Synch 
Signal 
Figure 4.13: Phase and Frequency Measuring accuracy
Figure 4.14 shows that there is a missing pulse in the waveform represented
by red doted square. This time is required to perform the calculations when
atanθ changes from positive to negative values. In normal condition of oper-
ation there are other methods that can perform frequency tracking without
missing a trigger.
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Volt  
          sec  
Figure 4.14: Micro-controller Resynchronisation
The micro-controller was able to generate a pulse at the start of each
cycle of the fundamental component with no obvious delay shown. While
the distorted sinusoidal waveform in ﬁgure 4.13 was supplied from the grid
emulator to verify the proposed method.
From previous, the algorithm was able to track frequency and magnitude
variation when it fed from the grid emulator through the voltage transducer.
However, all tracking methods have a measurement error and experimental
tests and simulation were made to ﬁnd the algorithm accuracy.
The accuracy of measuring frequency and calculating phase angle is shown
in ﬁgure 4.15. Where the previous ﬁgure shows experimental results of the
algorithm response when fed from pure sinusoidal waveform with variable
frequency. It can be seen that the error has limits of (∓0.035 Hz). The
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error is caused due to truncated waveform, where the signal period is diﬀers
than the bin width as explained in chapter two. Because the actual grid
frequency varies between 49.5Hz to 50.5Hz then it can be considered that
the actual error can be within the limits of 0 to (+0.025 Hz). Comparing
these results to previous researches as in [79], it is clear that the error in
frequency measurement made by the proposed algorithm is less than 0.17Hz,
which can verify the performance. On the other hand the proposed method
has frequency detection limits between 48Hz and 52Hz which is less than [79].
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Figure 4.15: The Error in measuring the Frequency
Because calculating the magnitude relies on the measured frequency, con-
sequently frequency measuring error will have an impact on the magnitude,
as shown in ﬁgure 4.16. The highest value of the percentage error shown is
limited to 0.5.
If the grid frequency is swinging between 49.5Hz and 50.5Hz during
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normal operation then, the measurement error is limited to (0.25) which can
be normalized.
By comparing the percentage error of measuring the magnitude to [80], it
can be seen that both have the same error value 0.25 at ∓2Hz at the central
frequency.
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Figure 4.16: Error in Magnitude measurement VS Frequency
Figure 4.17 shows the error in calculating phase angle with respect to the
measured frequency which is directly related to the algorithm execution time.
It is shown that the phase error reaches (2.5◦) which is within the domestic
and military standard for 400V distribution system [81, 82] when the grid
frequency is at the limits . Furthermore, the big diﬀerence in phase angle
calculation is due to processing time and it is related to sampling frequency
and the number of samples. During the implementation, the total number
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of samples was 250 and the micro-controller was sampling at 2MHz which
will cause a delay of 0.065 ms. Increasing the sampling frequency and the
processing speed should lead to reduce the error in phase angle.
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Figure 4.17: Error in Phase measurement VS Frequency
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Conclusion and Future Work
The importance of this work is represented by proposing an improvement on
the converters in single phase DG systems. On the DC-DC converter, a new
integrated structure was proposed to improve the converter voltage gain and
a novel method to calculate the iron losses for the proposed structure. On
the AC-DC inversion side of the DG system, a new method was proposed to
improve the synchronisation of grid tie inverter.
5.1 DC converter
The proposed boost structure
High frequency transformers are an essential component in DC con-
verters and the method of winding it can leave an impact on the per-
formance. Where methods of winding the coils, whether inversely or
directly on diﬀerent limb or at the same one, will eﬀect on the coupling
coeﬃcient and on the generated MMF.
The magnetic structure with the multiplier was successfully built and
operate as an interleaved boost converter. All the windings were placed
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on the central limb, this technique was suggested to improve the cou-
pling coeﬃcient between the windings though it has a negative impact
as it concentrate the produced heat due to copper losses in one area.
The new structure, improved voltage gain of the converter by factor of
2 + η which is double the voltage gain of the conventional converter if
η = 1. By comparing the transfer function of the proposed structure to
other research [83–85] and [86], it can be seen that the proposed work
has higher gain, though it may depend on η value as well. Because
the converter is controlled by changing the operating frequency, this
can inject DC component to the waveform that can eﬀect inductance
of the transformer. The structure test results shows a constant value
of inductance during DC bias test, which means there will no change
in the inductance value during frequency changing.
Alternating the produced ﬂux in the structure helped to increase the
RMS current value due to increasing the dφ
dt
and cancelling the eﬀect
of residual ﬂux. Core selection and design optimization were made up
with priority of chosen reducing the ﬂux density in the core, which
helped to keep the losses minimal and assist to provide high eﬃciency.
On the other hand, because the ferrite material has parabolic losses
characteristic vs temperature, the temperature was kept minimum at
43◦C to ensure low power losses. The measured eﬃciency for the pro-
posed circuit was 93%, while the magnetic structure eﬃciency reached
99% during no load test which aﬃrm choosing low ﬂux density during
the design was successful.
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The new method to calculate eddy and hysteresis losses Because do-
mains of si-ferrite materials respond to the ﬂux orientation until it
reaches to a limit where the permeability of the material drops. Be-
sides, if the ﬂux waveform is not a single tone then all harmonics in
the ﬂux waveform will eﬀect on domains orientation. The proposed
mathematical method to ﬁnd the eddy current loss will take into con-
sideration the previous mentioned eﬀect by applying Fourier series to
ﬁnd the harmonics component in ﬂux waveform and then calculating
the losses for each component. The proposed method revealed a signiﬁ-
cant diﬀerence that reaches to 20% in comparison to traditional method
in iron losses calculation.
The mathematical calculations of iron loss were compared to the prac-
tical results from no-load test. the comparison showed an identical
ﬁndings, which verify the method.
The importance of the improved method is noticeable at low operating
frequencies on the MnZn material as that will increase the number of
harmonics in the operation band.
The eﬀect of varying the switching frequency and the duty cycle of
the converter were taken into consideration, as changing the duty cycle
lead to change in the magnitude of harmonics contain in the waveform.
On the other hand, applying the eﬀect of harmonics on the hysteresis
loss will not make a large change because the calculation mainly relies
on ﬂux density value rather than frequency variation.
125
Chapter: 5 Section: 5.2
5.2 AC Inverter
Synchronisation to a weak or distorted grid voltage with continuous fre-
quency variation can be problematic. Usually, harmonics have its eﬀect
on the grid waveform either by changing its sinusoidal shape or by mak-
ing it asymmetrical. Though the grid waveform distortion Total Har-
monics Distortion (THD) should not exceed 5%, it can cause a leading
or lagging in the fundamental waveform at zero-crossing point which
can make many of the synchronisation method ineﬃcient. Using DFT
tool with a limited window width can extract the fundamental com-
ponent from the distorted signal by ﬁltering out all high frequencies,
sub-harmonics and DC component. Applying two DFT to calculate
the fundamental component by implementing it using 32 bit micro-
controller was successful. The controller had been able to measure,
synchronise and generate trigger in real time.
The overall system eﬃciency can be improved by increasing the number
of samples and sampling frequency, but it is subject to the faster micro-
controllers. Increasing the switching frequency can help to reduce the
synchronisation angle and speeds up the response to the signal mag-
nitude changing, while increasing the number of samples can oﬀer a
better quantization in the system.
Finally, the technique was successfully passed implemented, tested and
veriﬁed. The mathematical proof demonstrates using the proposed
linear approximation is accurate, which can oﬀer a reduction in time
during execution. The cost of this method is just few lines of code in
comparison to PLL and ZCD.
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5.3 Future Work
To improve the research, the following notes can be taken into consideration
as a future work:
DC Converter To improve the DC converter gain, three phase interleave
with multiplier can be investigated. The three phase converter can
share one magnetic structure and distribute the phase windings on
three limbs of the magnetic structure. Switches in the three phase
converter will be separated from each other by 2π
3
, an overlap time can
be deﬁned as the duty cycle.
This structure will allow three periods of overlap for each 2π which can
contribute to improve the voltage gain. On the other hand, spread-
ing the windings across three limbs will maintain alternating the ﬂux
around B−H curve, which contribute to reduce the magnetic structure
volume.
Voltage regulation can be another important factor that can be investi-
gated. The regulation can be improved by reducing the air-gap length
and increasing the ﬂux density. Better magnetic materials can be used
to improve the eﬃciency by reducing the iron losses such as N97 and
3C97.
Furthermore, the converter will be required to analyse as the converter
gain will be aﬀected by the operating frequency. The change in oper-
ating frequency will have an impact on the converter input impedance.
Eddy Current Analysis Though the proposed method demonstrates a sig-
niﬁcant diﬀerence in the calculation of power loss, the method can be
improved by taking into consideration the change of material resistiv-
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ity ρ at each frequency, though it will not cause signiﬁcant diﬀerence.
Another factor can have an impact on the performance, which is the
demagnetization eﬀect of the even harmonics in ﬂux waveform, fur-
ther analysis will be required to analyse even harmonics in the output
current and reﬂect that on the demagnetization eﬀect.
AC Inverter The proposed synchronisation method employed two RDFT
to calculate the fundamental frequency in distorted signal. the num-
ber of samples in this method has an impact on the accuracy of per-
formance, to increase the resynchronisation points, higher number of
samples can be used. However, increasing the number of samples, re-
quires using faster micro-controller to overcome the delay that occurred.
On the other hand, reduce the error in phase measurement can lead
to use the higher switching frequency. The method can be developed
by reducing the error caused be spectrum leakage. The improvement
can be done by varying the number of samples in order to match the
signal frequency drift. This modiﬁcation can reduce the error during
the measurement Another development can be present to the proposed
method is by measuring the of grid waveform. This can follow ﬁnding
the grid operating frequency by changing the bin values k to measure
the magnitudes of 3rd, 5th...nth harmonics.
128
Bibliography
[1] G. Wester and R. Middlebrook, “Low-frequency characterization of
switched dc-dc converters,” in Power Electronics Specialists Conference,
1972 IEEE, May 1972, pp. 9–20.
[2] G. W. Wester and R. D. Middlebrook, “Low-frequency characteriza-
tion of switched dc-dc converters,” IEEE Transactions on Aerospace
and Electronic Systems, vol. AES-9, no. 3, pp. 376–385, May 1973.
[3] H. Matsuo and P. Kurokawa, “New solar cell power supply system us-
ing a boost type bidirectional dc-dc converter,” in Power Electronics
Specialists conference, 1982 IEEE, June 1982, pp. 14–19.
[4] R. Middlebrook, “A continuous model for the tapped-inductor boost
converter,” in Power Electronics Specialists Conference, 1975 IEEE.
IEEE, 1975, pp. 63–79.
[5] J. Sebastian, J. Uceda, and P. Aldana, “New topologies of fully regulated
two-output dc-to-dc converters with small frequency variation range,” in
1986 17th Annual IEEE Power Electronics Specialists Conference, June
1986, pp. 264–271.
[6] J. C. Yris, J. H. Calleja, L. H. Gonza´lez, L. M. Lo´pez, and R. P.
Mart´ınez, “Analysis of tapped inductor converters in three operating
129
Chapter: 5 Section: 5.3
modes for photovoltaic systems with grounded source,” in Power Elec-
tronics Congress (CIEP), 2010 12th International, Aug 2010, pp. 215–
220.
[7] P. J. Wolfs, “A current-sourced dc-dc converter derived via the duality
principle from the half-bridge converter,” Industrial Electronics, IEEE
Transactions on, vol. 40, no. 1, pp. 139–144, 1993.
[8] W. Li and X. He, “A family of interleaved dc–dc converters deduced from
a basic cell with winding-cross-coupled inductors (wccis) for high step-
up or step-down conversions,” Power Electronics, IEEE Transactions
on, vol. 23, no. 4, pp. 1791–1801, 2008.
[9] H. Kosai, S. McNeal, B. Jordan, J. Scoﬁeld, B. Ray, and Z. Turgut,
“Coupled inductor characterization for a high performance interleaved
boost converter,” Magnetics, IEEE Transactions on, vol. 45, no. 10, pp.
4812–4815, 2009.
[10] P. Zumel, O. Garcia, J. A. Cobos, and J. Uceda, “Magnetic integration
for interleaved converters,” in Applied Power Electronics Conference and
Exposition, 2003. APEC ’03. Eighteenth Annual IEEE, vol. 2, Feb 2003,
pp. 1143–1149 vol.2.
[11] S. Chandrasekaran and L. U. Gokdere, “Integrated magnetics for in-
terleaved dc-dc boost converter for fuel cell powered vehicles,” in Power
Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th An-
nual, vol. 1, June 2004, pp. 356–361 Vol.1.
[12] L. Yan and B. Lehman, “An integrated magnetic isolated two-inductor
boost converter: analysis, design and experimentation,” Power Elec-
tronics, IEEE Transactions on, vol. 20, no. 2, pp. 332–342, 2005.
130
Chapter: 5 Section: 5.3
[13] H. Cha, C. Rogers, X. Lu, and F. Z. Peng, “Design of high eﬃcient
and high density integrated magnetics for interleaved dc-dc boost con-
verter for series hybrid electric bus,” in 2009 IEEE Vehicle Power and
Propulsion Conference, Sept 2009, pp. 1428–1433.
[14] J. Imaoka and M. Yamamoto, “A novel integrated magnetic structure
suitable for transformer-linked interleaved boost chopper circuit,” in En-
ergy Conversion Congress and Exposition (ECCE), 2012 IEEE. IEEE,
2012, pp. 3279–3284.
[15] R. Li, H. Njiende, F. Schafmeister, and P. Ide, “A soft-switching in-
terleaved dc-dc converter with integrated magnetics for high voltage
battery charger,” in PCIM Europe 2014; International Exhibition and
Conference for Power Electronics, Intelligent Motion, Renewable Energy
and Energy Management; Proceedings of, May 2014, pp. 1–8.
[16] L. w. Zhou, B. x. Zhu, Q. m. Luo, and S. Chen, “Interleaved non-isolated
high step-up dc/dc converter based on the diode-capacitor multiplier,”
IET Power Electronics, vol. 7, no. 2, pp. 390–397, February 2014.
[17] K. C. Tseng and C. C. Huang, “High step-up high-eﬃciency interleaved
converter with voltage multiplier module for renewable energy system,”
IEEE Transactions on Industrial Electronics, vol. 61, no. 3, pp. 1311–
1319, March 2014.
[18] W. Li, W. Li, X. Xiang, Y. Hu, and X. He, “High step-up interleaved
converter with built-in transformer voltage multiplier cells for sustain-
able energy applications,” IEEE Transactions on Power Electronics,
vol. 29, no. 6, pp. 2829–2836, June 2014.
131
Chapter: 5 Section: 5.3
[19] L. Zhang, D. Xu, G. Shen, M. Chen, A. Ioinovici, and X. Wu, “A high
step-up dc to dc converter under alternating phase shift control for fuel
cell power system,” IEEE Transactions on Power Electronics, vol. 30,
no. 3, pp. 1694–1703, March 2015.
[20] C.-W. Roh, S.-H. Han, and M.-J. Youn, “Dual coupled inductor fed
isolated boost converter for low input voltage applications,” Electronics
Letters, vol. 35, no. 21, pp. 1791–1792, 1999.
[21] W. Li, Y. Zhao, Y. Deng, and X. He, “Interleaved converter with voltage
multiplier cell for high step-up and high-eﬃciency conversion,” IEEE
Transactions on Power Electronics, vol. 25, no. 9, pp. 2397–2408, 2010.
[22] X. Hu and C. Gong, “A high gain input-parallel output-series dc/dc
converter with dual coupled inductors,” IEEE Transactions on Power
Electronics, vol. 30, no. 3, pp. 1306–1317, March 2015.
[23] F. Pulvirenti, A. L. Scala, D. Ragonese, K. D’Souza, G. M. Tina, and
S. Pennisi, “4-phase interleaved boost converter with ic controller for
distributed photovoltaic systems,” IEEE Transactions on Circuits and
Systems I: Regular Papers, vol. 60, no. 11, pp. 3090–3102, Nov 2013.
[24] S. C. Proteus, “On the law of hysteresis,” Proceeding of the IEEE,
vol. 72, no. 2, pp. 197–221, 1984.
[25] T. Sato and Y. Sakaki, “Discussion on eddy current loss under square
wave voltage excitation,” IEEE Transactions on Magnetics, vol. 24,
no. 6, pp. 2904–2906, Nov 1988.
[26] F. Fiorillo and A. Novikov, “An improved approach to power losses in
magnetic laminations under nonsinusoidal induction waveform,” IEEE
Transactions on Magnetics, vol. 26, no. 5, pp. 2904–2910, Sep 1990.
132
Chapter: 5 Section: 5.3
[27] M. LoBue, F. Mazaleyrat, and V. Loyau, “Study of magnetic losses
in mn-zn ferrites under biased and asymmetric excitation waveforms,”
Magnetics, IEEE Transactions on, vol. 46, no. 2, pp. 451–454, 2010.
[28] M. Digalovski, K. Najdenkoski, and G. Rafajlovski, “Impact of current
high order harmonic to core losses of three-phase distribution trans-
former,” in Eurocon 2013, July 2013, pp. 1531–1535.
[29] G. Iwanski and W. Koczara, “Pll grid synchronization of the standalone
dﬁg based wind turbine or rotary ups,” in EUROCON, 2007. The Inter-
national Conference on Computer as a Tool, Sept 2007, pp. 2550–2555.
[30] M. Begovic, P. Djuric, S. Dunlap, and A. Phadke, “Frequency tracking
in power networks in the presence of harmonics,” Power Delivery, IEEE
Transactions on, vol. 8, no. 2, pp. 480–486, Apr 1993.
[31] S. Guang and Z. Xiaoming, “A fundamental wave recursive dft algo-
rithm applied in the inverter’s pre-synchronization,” in Electric Utility
Deregulation and Restructuring and Power Technologies (DRPT), 2011
4th International Conference on, July 2011, pp. 544–548.
[32] A. Phadke, J. Thorp, and M. Adamiak, “A new measurement technique
for tracking voltage phasors, local system frequency, and rate of change
of frequency,” Power Apparatus and Systems, IEEE Transactions on,
no. 5, pp. 1025–1038, 1983.
[33] B. P. McGrath, D. G. Holmes, and J. Galloway, “Improved power con-
verter line synchronisation using an adaptive discrete fourier transform
(dft),” in Power Electronics Specialists Conference, 2002. pesc 02. 2002
IEEE 33rd Annual, vol. 2. IEEE, 2002, pp. 821–826.
133
Chapter: 5 Section: 5.3
[34] B. P. McGrath, D. G. Holmes, and J. J. H. Galloway, “Power converter
line synchronization using a discrete fourier transform (dft) based on a
variable sample rate,” IEEE Transactions on Power Electronics, vol. 20,
no. 4, pp. 877–884, July 2005.
[35] G. Pepermans, J. Driesen, D. Haeseldonckx, R. Belmans, and
W. D’haeseleer, “Distributed generation: deﬁnition, beneﬁts and is-
sues,” Energy policy, vol. 33, no. 6, pp. 787–798, 2005.
[36] J. Marsden, “Distributed generation systems: A new paradigm for sus-
tainable energy,” in Green Technologies Conference (IEEE-Green), 2011
IEEE, April 2011, pp. 1–4.
[37] M. Engel, “Markets for distributed generation,” in Power Engineering
Society Summer Meeting, 2000. IEEE, vol. 1, 2000, pp. 52–53.
[38] D. G. Photovoltaics and E. Storage, “Ieee application guide for ieee
std 1547TM, ieee standard for interconnecting distributed resources with
electric power systems,” 2009.
[39] H. M. Shertukde, Distributed Photovoltaic Grid Transformers. CRC
Press, 2014.
[40] V. Arias, V. Ardila, and J. Ruiz, “Distributed generation: Regulatory
and commercial aspects,” in Transmission Distribution Conference and
Exposition: Latin America, 2006. TDC ’06. IEEE/PES, Aug 2006, pp.
1–4.
[41] A. Goetzberger and V. U. Hoﬀmann, Photovoltaic solar energy genera-
tion. Springer Science & Business Media, 2005, vol. 112.
134
Chapter: 5 Section: 5.3
[42] A. Goldman, Modern ferrite technology. Springer Science & Business
Media, 2006.
[43] H. N. Ji, Z. W. Lan, Z. Y. Xu, H. W. Zhang, J. X. Yu, and M. Q.
Li, “Eﬀects of second milling time on temperature dependence and im-
proved steinmetz parameters of low loss mnzn power ferrites,” IEEE
Transactions on Applied Superconductivity, vol. 24, no. 5, pp. 1–4, Oct
2014.
[44] W. G. Hurley and W. H. Wo¨lﬂe, Transformers and inductors for power
electronics: theory, design and applications. John Wiley & Sons, 2013.
[45] C. W. T. McLyman, Transformer and inductor design handbook, 2004.
[46] A. EPCOS, “Ferrites and accessories-siferrit material n87,” Data Sheet,
September, 2006.
[47] A. Goldman, Magnetic components for power electronics. Springer
Science & Business Media, 2012.
[48] H. Gamo, “A general formulation of faraday’s law of induction,” Pro-
ceedings of the IEEE, vol. 67, no. 4, pp. 676–677, April 1979.
[49] M. Tung, W. Chang, C. Liu, T. Liu, C. Chen, and T. Tseng, “Study
of loss mechanisms of mn-zn ferrites in the frequency from 1 mhz to 10
mhz,” IEEE transactions on magnetics, vol. 29, no. 6, pp. 3526–3528,
1993.
[50] F. D. Leon and A. Semlyen, “A simple representation of dynamic hys-
teresis losses in power transformers,” IEEE Transactions on Power De-
livery, vol. 10, no. 1, pp. 315–321, Jan 1995.
135
Chapter: 5 Section: 5.3
[51] M. K. Kazimierczuk, High-frequency magnetic components. John Wiley
& Sons, 2009.
[52] H. Abu-Rub, B. Ge, F. Blaabjerg, P. C. Loh, Y. Liu, and O. Ellabban,
Impedance Source Power Electronic Converters. John Wiley & Sons,
2016.
[53] R. Teodorescu, M. Liserre et al., Grid converters for photovoltaic and
wind power systems. John Wiley & Sons, 2011, vol. 29.
[54] W. Kester et al., Mixed-signal and DSP design techniques. Newnes,
2003.
[55] W. W. Smith and J. M. Smith, “Handbook of real-time fast fourier
transforms,” IEEE, New York, 1995.
[56] G. P. John, G. M. Dimitris et al., “Digital signal processing: Principles,
algorithms and applications,” Pentice Hall, 1996.
[57] B. Lathi, “Signal processing and linear systems. 1998.”
[58] S. Charles, “Signal processing of random physiological signals,” 2006.
[59] N. Mohan and T. M. Undeland, Power electronics: converters, applica-
tions, and design. John Wiley & Sons, 2007.
[60] L. R. Nerone and J. G. Basch, “Tapped-inductor boost convertor for
operating a gas discharge lamp,” Sep. 1 1992, uS Patent 5,144,204.
[61] E. Snelling, “Soft ferrites, properties and applications,” J. W. Arrow-
smith Ltd, Bristol, 1969.
136
Chapter: 5 Section: 5.3
[62] F. Fiorillo, C. Beatrice, O. Bottauscio, and E. Carmi, “Eddy-current
losses in mn-zn ferrites,” Magnetics, IEEE Transactions on, vol. 50,
no. 1, pp. 1–9, 2014.
[63] J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, “Core losses under
the dc bias condition based on steinmetz parameters,” IEEE Transac-
tions on Power Electronics, vol. 27, no. 2, pp. 953–963, Feb 2012.
[64] M. Albach, T. Durbaum, and A. Brockmeyer, “Calculating core losses in
transformers for arbitrary magnetizing currents a comparison of diﬀerent
approaches,” in PESC Record. 27th Annual IEEE Power Electronics
Specialists Conference, vol. 2, Jun 1996, pp. 1463–1468 vol.2.
[65] J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, “Improved core-
loss calculation for magnetic components employed in power electronic
systems,” IEEE Transactions on Power Electronics, vol. 27, no. 2, pp.
964–973, Feb 2012.
[66] A. P. Martins and J. C. Ferreira, “Robust converter synchronization to
a weak grid through a dft-based method,” Apeil, 2006.
[67] F. Baradarani, M. Dadash Zadeh, and M. Zamani, “A phase-angle es-
timation method for synchronization of grid-connected power-electronic
converters,” vol. 90, pp. 821–826, 2014.
[68] H. L. Ginn and G. Chen, “Digital control method for grid-connected con-
verters supplied with nonideal voltage,” Industrial Informatics, IEEE
Transactions on, vol. 10, no. 1, pp. 127–136, 2014.
[69] H. Ginn and G. Chen, “Reference generator for grid connected con-
verters without direct supply synchronization,” in Industrial Electron-
137
Chapter: 5 Section: 5.3
ics (ISIE), 2010 IEEE International Symposium on. IEEE, 2010, pp.
2933–2939.
[70] H. A. Darwish and M. Fikri, “Practical considerations for recursive dft
implementation in numerical relays,” Power Delivery, IEEE Transac-
tions on, vol. 22, no. 1, pp. 42–49, 2007.
[71] F. Zappa, “Microcontrollers. hardware and ﬁrmware for 8-bit and 32-bit
devices,” 2017.
[72] H.-C. Weng, C.-F. Cheng, H.-J. Hung, and S.-C. Yang, “Boost con-
verter,” Oct. 13 2009, uS Patent 7,602,156.
[73] A. H. Al-Omari, S. MacVeigh, J. Welsh, M. Z. Ahmed, and P. Davey,
“An adaptable interleaved dc-dc boost converter,” in 2016 IEEE 16th
International Conference on Environment and Electrical Engineering
(EEEIC), June 2016, pp. 1–5.
[74] S. Yamada and E. Otsuki, “Analysis of eddy current loss in mn-zn fer-
rites for power supplies,” Magnetics, IEEE Transactions on, vol. 31,
no. 6, pp. 4062–4064, 1995.
[75] J. Fan and F. R. Sale, “Analysis of power loss on mn-zn ferrites pre-
pared by diﬀerent processing routes,” Magnetics, IEEE Transactions
on, vol. 32, no. 5, pp. 4854–4856, 1996.
[76] A. H. Al-Omari, S. MacVeigh, M. Z. Ahmed, P. Davey, M. Blackler, and
J. Welsh, “A new method to analyse eddy current loss in an integrated
magnetic structure for boost converter,” in 2016 IEEE Transportation
Electriﬁcation Conference and Expo, Asia-Paciﬁc (ITEC Asia-Paciﬁc),
June 2016, pp. 537–542.
138
Chapter: 5 Section: 5.3
[77] C. R. Sullivan, “Optimal choice for number of strands in a litz-wire
transformer winding,” IEEE Transactions on Power Electronics, vol. 14,
no. 2, pp. 283–291, 1999.
[78] A. Al-Omari, M. Z. Ahmed, and D. T. Bearne, “A new method for grid-
tie inverters synchronization based on rdft with linear approximation,”
in 2015 IEEE 11th International Conference on Power Electronics and
Drive Systems, June 2015, pp. 626–629.
[79] R. Yang and H. Xue, “A novel algorithm for accurate frequency measure-
ment using transformed consecutive points of dft,” IEEE Transactions
on Power Systems, vol. 23, no. 3, pp. 1057–1062, Aug 2008.
[80] Y. Xu and B. Ju, “Synchronized phasor measuring method using re-
cursive dft with a window function,” in 2005 IEEE/PES Transmission
Distribution Conference Exposition: Asia and Paciﬁc, 2005, pp. 1–6.
[81] M. J. Thompson, “Fundamentals and advancements in generator syn-
chronizing systems,” in Protective Relay Engineers, 2012 65th Annual
Conference for, April 2012, pp. 203–214.
[82] M. of Defence, “Defence standard 61-5 part 2 section 1,” vol. Issue3,
19th May 2006.
[83] Y. Jang and M. M. Jovanovic, “Interleaved boost converter with intrinsic
voltage-doubler characteristic for universal-line pfc front end,” IEEE
Transactions on Power Electronics, vol. 22, no. 4, pp. 1394–1401, July
2007.
[84] R. P. T. Bascope, G. J. M. Sousa, C. G. C. Branco, L. D. S. Bez-
erra, C. M. T. Cruz, and R. G. A. Cacau, “A new step-up high voltage
139
Chapter: 5 Section: 5.3
gain dc-dc converter,” in Industry Applications (INDUSCON), 2010 9th
IEEE/IAS International Conference on, Nov 2010, pp. 1–6.
[85] A. A. Fardoun and E. H. Ismail, “Ultra step-up dc-dc converters with
reduced switch stress,” IEEE Transactions on Industry Applications,
vol. 46, no. 5, pp. 2025–2034, Sept 2010.
[86] C. T. Pan, C. F. Chuang, and C. C. Chu, “A novel transformer-
less adaptable voltage quadrupler dc converter with low switch voltage
stress,” IEEE Transactions on Power Electronics, vol. 29, no. 9, pp.
4787–4796, Sept 2014.
140
Appendix A
Publications
The Paper was Presented and Granted Best Paper Award in the
IEEE Transportation Electriﬁcation Conference and Expo Asia-
Paciﬁc 2016, Busan-Korea
141
iA New Method to Analyse Eddy Current Loss in an
Integrated Magnetic Structure for Boost Converter
Ali Hussein Al-Omari∗, Stuart MacVeigh, Mohammed Zaki Ahmed, Paul Davey, Matt Blackler and John Welsh
School of Computing Electronics and Mathematics, Plymouth University
Abstract—This paper proposes a new integrated structure for
the interleaved boost converter. The structure includes the main
windings and the multipliers on the same core. A new method
to calculate the eddy current loss for the used core is presented.
The method takes into account the effect of the harmonics at
different duty cycles on the eddy current and hysteresis losses
in the core. A prototype was build and test carried out to verify
the performance.
I. INTRODUCTION
With the tendency on using renewable sources recently,
providing distribution generation (DG) with low losses and
high gain converters has become a need.
Improving DC converter efﬁciency is one of the research
concerns. One of the factors that is limiting the converter’s
efﬁciency is the number of magnetics that are used per unit
gain [1], where obtaining high gain requires using multi stage
converters which need magnetic cores in each stage. There are
many losses related the magnetic cores such as residual ﬂux,
eddy current and hysteresis. Minimizing the residual ﬂux is
considered by introducing an overlap time for the interleaved
converters which will lead to an increase in the operating
frequency and reduction of the core size [2]. Classically, the
losses were calculated by assuming that the magnetics were
supplied by a sinusoidal current waveform. [3] provides a
study on the magnetic losses under biased and asymmetric
excitation waveforms and compares them to sinusoidal excita-
tion. However, the study did not cover how the asymmetrical
waveform affects the losses. This paper is proposing a new
single magnetic structure for interleaved boost converter with
multiplier to minimise losses and analysing different factors
which contribute to reducing losses. As well as proposing a
new method to calculate the iron losses of the magnetics, this
paper analyses the waveform shape into sub frequencies and
will cover the effect of duty cycle changes in the converter.
A transformer prototype was built and tests were carried out
to evaluate the performance as is covered in this paper.
II. THE PROPOSED STRUCTURE
An adaptable interleaved DC boost circuit is shown in
Figure 1 and consists of two main magnetic components
and two switches and diodes. Lin is required to provide a
current continuity during the switching overlap and to keep
low current ripple on the input. The main magnetic component
can be considered as a non-isolating transformer consisting
∗Corresponding authors: ali.al-omari@plymouth.ac.uk
of four windings, where each two in a branch construct an
interleaved boost converter [4]. Both converters feed through
the centre point, which is connected to the input.
Vin
Lin
A1 A2
B2B1
S2S1
D2
D1
Cout
VN
Vout
Fig. 1: Adaptable Interleaved Boost Topology
III. FLUX ORIENTATION DURING OPERATION
When switch S1 is ON the current will ﬂow through the A1
windings to ground. The current will produce a ﬂux in the core
which will induce a voltage across the B1 windings. During
this operation the ﬂux will build in one direction of the B-H
curve of the magnetic core. When S2 is ON the current will
ﬂow in the second branch through the windings A2 to ground,
leading to induce a voltage across windings B2.
Because the windings in both branches are opposing each
other, the ﬂowing current in S2 will induce a ﬂux in the
negative part of the B-H curve of the core material. The current
waveform with the overlap operation is showing in 2
The residual ﬂux is minimized during the operation by
introducing an overlap time. During the overlap time, both
switches will be closed leading to pass the current through
both low voltage windings.
The current in both branches will have a different gradient
and magnitude because of the residual ﬂux in the core. This
mode will cause the voltage at the centre tap of the transformer
to fall to zero (or become virtual ground), therefore Lin
is required to provide current continuity by introducing an
ii
t
V, I
tov tS2 tov tS1
VA1
VA2
IA1
IA2
Fig. 2: Voltage and current applied to the transformer
impedance between the centre point and the source. Minimiz-
ing the residual ﬂux will allow the operating frequency to
increase to the core operating limit.
The magnetic structure will combine two interleaved boost
converters, each consisting of a low voltage winding and
a multiplier. This structure will minimize the number of
magnetic components and should contribute to obtaining high
efﬁciency for the topology where the losses are kept minimum.
IV. MAGNETIC COMPONENTS
A. Core Selection
All core materials are made from a blend of selected sub-
stances and constructed in such a way to have a certain target
μ. Similarly to all other components, the core permeability is
subject to change due to temperature variation. The variation
of the permeability has a drawback on the performance as it
causes inductance variation.
Losses in magnetic components, divided into resistive and
magnetic, cause power dissipation which, in turn, leads to
heating of the magnetic material. The relationship of magnetic
core losses as a function of temperature follow an exponential
curve with an optimal point where losses are minimized at a
certain temperature. The magnetic material should be kept at
this temperature to maintain optimal performance. However,
if heating causes the core temperature to drift away from the
operating point the magnetic losses can increase signiﬁcantly.
The Mn-Zn ferrite N87 has a μ of 2000 which makes it
suitable for high frequency converters as the operating the
ﬂux will alternate between 200 − 600kHz. The operating
temperature will be kept at 43◦C during the design [5].
B. Non-Isolating Transformer Design Consideration
Transformer design of this type of converter will require
great care, where all windings should be distributed evenly
across the core in order to prevent residual ﬂux accumulation,
as shown in ﬁgure 3. On the other hand, uneven coil distribu-
tion will cause a difference in the switching current, leading
to an extra ripple in the output and causing a DC bias around
the core hysteresis loop.
Operating the core with low ﬂux density by having a small
gap 0.1mm with low fringing will help to reduce the effect
of the residual ﬂux accumulation and will lead to a reduction
in iron losses. ∫
V · dt
NA
< Bsat
The number of turns of the primary windings for a non-gapped
transformer core can be calculated by
N =
Vin
4fsBmaxA
(1)
Equation (1) can be used for a non-gapped core, but when
a small gap is introduced the winding inductance will be
reduced, leading to a mismatch in transformer impedance
causing a high current magnitude to pass through the primary.
However, to avoid the effect of the core gapping, the number of
turns will be calculated based on the inductance value before
introducing the gap.
The standard equation for inductances is
L =
μAN2
l
(2)
where L is the inductance, μ is the permeability, A is the cross-
sectional area of the core and l is the magnetic path length
(the mid-core circumference for toroidal cores). μ shown in (2)
is the absolute permeability of the inductor and is comprised
of μ0 (the permeability of free space) and μr (the relative
permeability of the magnetic material).
μ = μ0μr
, μ0 has a constant value of 4π × 10−7H/m.
During the design, avoiding saturation is very important as
it can occur for two reasons:
• When the ﬂux density value exceeds Bmax of the core
(0.5mT for N87), ie. when current magnitude passing
through the windings produces a magnetomotive force
N · i value that exceeds the operation point μ.
Where
B = μH
B = μ
N · i
l
• Due to the ﬂux accumulation in one direction of the B−
H curve when there is a DC component in the current
waveform.
At this point the material cannot support the magnetic
characteristics and the winding will behave as a short circuit.
On the other hand, materials with lower permeability have a
higher reluctance to the magnetic ﬁeld, but will require more
turns to achieve the target ﬂux density. Such cores can operate
at lower frequencies and switching losses can be reduced,
however it will produce high copper and iron losses due to
its large size.
C. Wire Selection
At high frequency 600kHz skin effect has a huge impact on
the wire cross section. The effective skin depth can be found
by [6]
δ =
ΔKtemp√
f
(3)
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Fig. 3: Windings Distribution in the Core
where ΔKtemp = 65.5 at 20◦C ∼ 72 at 70◦C and δ is in
(mm). At the operating frequency the required diameter of the
wire is 0.085mm. Taking the peak current of the primary into
consideration with respect to the current density, the use of
Litz wire is required at 7× 0.3mm
D. transformer optimization
To achieve the high efﬁciency target, the transformer is
optimized to have minimum copper and iron losses. Core
selection is mainly based on physical size and inductance,
where higher inductances are preferred to achieve a lower
number of turns. However, small volume cores cannot have
a high inductance, leading the design to have higher turns
which means higher copper loss and less iron loss. The design
optimization is to ﬁnd a point where both losses have the same
value by taking into consideration the core power handling
capability and mechanical limitation that can be obtained by
equation 4.
WaAc =
Po ·K
Bm · fs (4)
where Wa is the window area of the core, Ac is the core
cross section area, Po is the total power carried by the core.
Due to litz wire size, winding number will limit the core
volume to 7640mm3 using ETD-34
V. MAGNETIC LOSSES
The losses in the magnetic components of the converters are
divided into copper and iron losses. There are different factors
that affect loss values, such as:
• Operating frequency
• Core size and material
• Flux density
• Operating temperature
In this paper the shape of the current waveform will be
considered as a factor which affects both copper and iron
losses.
A. Loss Caused by Magnetics
A voltage will be induced across the ferrite grains when a
rate of change of ﬂux exists in Mn-Zn ferrite material produced
by a current passing through the windings. Because the grains
have a speciﬁc resistivity Rg , it will allow a certain amount
of current to pass through the bounded grains. This current is
known as an eddy current.
At higher frequency there is another effect which will appear
across the boundary layers between the grains. This effect will
be presented as a capacitance Cb. This will cause an extra
loss in the material because of shorting the layer [7] at high
frequency.
The slow response of the grains to the ﬂux changing can
cause another type of loss in the core as hysteresis because
it will require more energy to force the segment to change
polarity. Both components are iron losses and are subject to
the core size, core material, frequency and waveform shape at
constant temperature.
Pe = Ke · f2s ·B2m ·
Ac
ρ
(5)
Ph = Kh · fxs ·Bym (6)
Where Ke and Kh are the eddy current and hysteresis
constants, Ac is the material cross section aria, x is 1.64 and
y is 2.68 for the material N87. While residual losses is
Presd = 0.12 Tesla
will be considered as a constant [5].
B. Proposed Method to Find Magnetic Losses
Because the losses are linked to the frequency and ﬂux
density, the classic way of calculating the core iron losses [8]
will be accurate when a single tone current produces a ﬂux.
Research has been published to analyse the magnetic losses.
However, this research considered the operating frequency as
a pure sinusoidal waveform [9], [10], while Mn-Zn cores are
usually used with switching power supplies which produce
asymmetrical waveforms which contain harmonics.
In power electronics converters most of the magnetic mate-
rials are supplied with square or trianguler current waveforms
with variable duty cycle. This will excite a ﬂux in the core at
different frequencies.
B(t) = Bdc +
∞∑
n=1
Bmn · sin(wnt) (7)
Where n is odd integer
Because the current waveform as shown in ﬁgure 2 has an
approximate square shape and the ﬂux density is chosen to
have a small value, the produced ﬂux in the transformer core
will have the same shape. The expected ﬂux waveform shown
in ﬁgure 4 is a bipolar square wave that has a zero magnitude
depending on the duty cycle.
t
B
π − α
π
2π − α
2π
Fig. 4: Flux Waveform in the Transformer
iv
B(avg) =
2
π Ac
(∫ π−α
0
φ dt
)
(8)
By ﬁnding the odd harmonics in the waveform, we will
have:
B(ω) =
2
π Ac
(∫ π−α
0
φ.sin(n · ωt)dt
)
(9)
The ﬂux in the core has two components, imaginary and
real, both of which will vary with respect to the ﬁeld fre-
quency. Because eddy current loss is caused only by the real
component of the ﬂux, it can be calculated thus
B(n) =
Q∑
n=1,3,5
(
2 ·Bpeak
nπ
(1− cos((π − α)n))
)
(10)
where Q is the factor that is limited by the material highest
operating frequency.
By substituting equation 10 in 5 and assuming the material
MnZn resistivity, ρ, is constant from n=1 to Q, the effect of
all harmonics and duty cycle changing on eddy current loss
will be:
Pe(n) = Ke
Q∑
n=1,3,5
·f2n·
(
2 ·Bpeak
n π
(1− cos((pi− α)n))
)2
Ac
ρ
(11)
C. Effect of high frequency operation on ferrite permeability
The ferrite material responds differently at different fre-
quencies due to the increase in the imaginary part of the
permeability μ′′ leading to an increase in the loss factor tan δ
[11]. where
tan δ =
μ′′
μ′
(12)
μ = μ′ − Jμ′′
VI. RESULTS AND DISCUSSION
The total iron loss of the core is 1.9 watt for a 200 watt
system. This provided an efﬁciency of 99% excluding the
copper loss to the prototype. According to the ﬁgure 5 obtained
from the prototype test, it can be seen that the area under the
waveform curve has an average value of zero, which means
that the windings are evenly distributed in the core. This will
prevent ﬂux accumulation in any direction of the B-H curve,
leading to saturation. Figure 6 shows the current waveform of
the A windings which has the same rate of change as the ﬂux
waveform but unipolar.
Fig. 5: Flux waveform in the core
Fig. 6: Current waveform of the A windings
The design priority is to have ﬂux density of 0.015 Tesla to
ensure reduction in the iron losses. Figures 7 and 8 show the
optimum frequency and the number of turns for the 0.16mm
gapped core based on the calculations.
vFig. 7: Flux Density at Different Frequencies
Fig. 8: Flux Density at Different Number of Turns
Figure 9 shows the simulation result of the expected eddy
current loss per volume. The quasi square ﬂux waveform is
analysed at different α where α = π−DutyCycle. The eddy
current loss is then calculated for each harmonic and added
to the main loss of the fundamental component. The total loss
increased by 20% at α = 0, while it reaches 37% at α = π2 .
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Fig. 9: Eddy Current Loss VS α with respect to Different
number of harmonics
Hysteresis loss is also considered the harmonics caused by
changing α. Figure 10 shows the simulation result of the effect
of harmonic components on the loss, where the total hysteresis
loss increased by 22%. However the loss for α > 1.5 rad is
not signiﬁcant.
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Fig. 10: Hysteresis Current Loss VS α with respect to Differ-
ent number of harmonics
VII. CONCLUSION
The proposed magnetic structure with the multiplier was
successfully built to operate as an interleaved boost. Combine
both winding branches on the same core and reducing the ﬂux
density during the design helped to keep the losses minimal
which provides high circuit efﬁciency. The new method to
calculate the eddy current loss shows a signiﬁcant difference
that reaches to 37% in comparison to the traditional method.
The importance of the improved method to calculate the eddy
current can be more noticeable at lower operating frequencies
with MnZn material. On the other hand applying the effect of
harmonics on the hysteresis loss will not make a large change
because the calculation mainly rely on ﬂux density value.
ACKNOWLEDGEMENT
Thanks to PulsiV solar Ltd. for their help and support in
making this work possible by providing the test equipment
and support.
vi
REFERENCES
[1] L. Yan and B. Lehman, “An integrated magnetic isolated two-inductor
boost converter: analysis, design and experimentation,” Power Electron-
ics, IEEE Transactions on, vol. 20, no. 2, pp. 332–342, 2005.
[2] J. Imaoka and M. Yamamoto, “A novel integrated magnetic structure
suitable for transformer-linked interleaved boost chopper circuit,” in
Energy Conversion Congress and Exposition (ECCE), 2012 IEEE.
IEEE, 2012, pp. 3279–3284.
[3] M. LoBue, F. Mazaleyrat, and V. Loyau, “Study of magnetic losses
in mn-zn ferrites under biased and asymmetric excitation waveforms,”
Magnetics, IEEE Transactions on, vol. 46, no. 2, pp. 451–454, 2010.
[4] H.-C. Weng, C.-F. Cheng, H.-J. Hung, and S.-C. Yang, “Boost con-
verter,” Oct. 13 2009, uS Patent 7,602,156.
[5] A. EPCOS, “Ferrites and accessories-siferrit material n87,” Data Sheet,
September, 2006.
[6] E. Snelling, “Soft ferrites, properties and applications,” J. W. Arrowsmith
Ltd, Bristol, 1969.
[7] F. Fiorillo, C. Beatrice, O. Bottauscio, and E. Carmi, “Eddy-current
losses in mn-zn ferrites,” Magnetics, IEEE Transactions on, vol. 50,
no. 1, pp. 1–9, 2014.
[8] C. Steinmetz et al., “On the law of hysteresis,” American Institute of
Electrical Engineers, Transactions of the, vol. 9, no. 1, pp. 1–64, 1892.
[9] S. Yamada and E. Otsuki, “Analysis of eddy current loss in mn-zn
ferrites for power supplies,” Magnetics, IEEE Transactions on, vol. 31,
no. 6, pp. 4062–4064, 1995.
[10] J. Fan and F. R. Sale, “Analysis of power loss on mn-zn ferrites
prepared by different processing routes,” Magnetics, IEEE Transactions
on, vol. 32, no. 5, pp. 4854–4856, 1996.
[11] G. R. Skutt and F. C. Lee, “Characterization of dimensional effects in
ferrite-core magnetic devices,” in Power Electronics Specialists Confer-
ence, 1996. PESC’96 Record., 27th Annual IEEE, vol. 2. IEEE, 1996,
pp. 1435–1440.
Chapter: A Section: A.0
The Paper was Presented in the 17th International Conference on
Environment and Electrical Engineering (EEEIC 2017) Florence-
Italy
148
An Adaptable Interleaved DC-DC Boost Converter
Ali Hussein Al-Omari, Stuart MacVeigh, John Welsh, Mohammed Zaki Ahmed, Paul Davey
School of Computing Electronics and Mathematics
Plymouth University
ali.al-omari@plymouth.ac.uk
Abstract—A new topology for an interleaved boost converter is
presented in this paper. The circuit is able to provide high voltage
gain without the need for using a large duty cycle. Analysis
showing the effect of increasing inductor winding loss in relation
to duty cycle is also presented. Losses in various components
are considered and analysed. Finally, experimental results from
a 200W prototype which was used to boost 25V to 300V are
presented and veriﬁed the design.
I. INTRODUCTION
One of the largest difﬁculties encountered during voltage
boosting is when attempting to achieve efﬁcient high-power
output with a high voltage gain using single stage Boost
converter. Although tapped Boost converters can be considered
as one of the high efﬁciency DC power transformers, it still
faces a problem of efﬁciency reduction at large duty cycles
[1], [2]. The duality principle of using two converters has
been investigated by [3], and an interleaved Boost converter
architecture was proposed. This type of converter has high
current handling capability, and it has been used in different
applications [4], [5]. Using an inter-phase transformer to
control the converter in current mode by sensing the current
through the transformer, and driving the opposite switch has
been suggested as a method of improving the converter [6].
Improving voltage gain by adding a multiplier was suggested
by [7] and it also contributed towards improving the overall
efﬁciency.
This paper proposes an architecture that combines a mul-
tiplier and an interleaved boost converter topology to extract
the advantages of each. The voltage transfer function of the
new topology has been derived, and a prototype has been
built. Findings from various tests are presented, supporting
the theoretical results.
II. THE PROPOSED CIRCUIT DESCRIPTION
The proposed circuit is shown in Figure 1 which consists
of two independent magnetic components and four switches
(two controlled switches, S1 and S2; and two diodes, D1 and
D2). Switches S1 and S2 are operated using a suitable control
system with a degree of overlap in switching time, while
the diodes are used to prevent reverse conduction current.
Lin is required to maintain a low current ripple at the input
respectively. Cout is used to maintain a steady output voltage,
Vout. The main magnetic component plays a major role in
circuit operation and provides some voltage boosting. Using
this, high voltage gain can be obtained by increasing the turns
Vin
Lin
A1 A2
B2B1
S2S1
D2
D1
Cout
VN
Vout
Fig. 1: Proposed Boost Topology
ratio while keeping the duty cycle relatively small. The main
magnetic component can be considered as a non-isolating
transformer with ﬁve taps; the centre point is connected to the
input and two identical tapped inductors that complement each
other. During circuit operation; the two switches are used to
alternate the ﬂux in the core, producing an alternating current
at the output points which is rectiﬁed by the diodes.
III. STEADY STATE VOLTAGE TRANSFER FUNCTION
The proposed circuit has two states of operation. The ﬁrst
when both switches are closed and the second when only one
switch is closed and the other is open, as shown in Figure 2
Assuming the windings A1 and A2 are identical and also
assuming the windings B1 and B2 are identical; then VA1 =
VA2 = VA and VB1 = VB2 = VB . The transfer function can
be derived by analysing the two operating states.
1) Both Switches Closed: With both switches closed during
ton, the node voltage VN as shown in Figure 2a, is virtual
ground because
VN = VA − VA = 0
This means the potential difference across Lin is equal to
Vin, leading to
Vin = Lin
ΔiLin
Δt
Vin
VLin ILin
VA1 VA2
IDID
Cout
VN
Vout
(a) Mode 1: Both Switches Closed
Vin
VLin iLin
VA1 VA2
VB2
S2ID
VF
IF
Cout
VN
Vout
(b) Mode 2: One Switch Closed
Fig. 2: Modes of Operation
Deﬁning the duty cycle as
D =
ton
T
(1)
where T is the switching period and ton is the time where both
switches are closed, we can evaluate the change in current as
ΔiLin =
VinDT
Lin
(2)
2) One Switch Closed: During the period where only one
switch is closed, as shown in Figure 2b, the potential difference
across Lin is given by
VLin = −(Vin − VN )
The output potential is then given by
Vout = 2VA + VB (3)
Assuming
VB
VA
= η
we then get
Vout = VA (2 + η)
from which
VA =
Vout
2 + η
(4)
Observing that in this mode VN = VA, and using (4), we get
VLin = −
(
Vin − Vout
2 + η
)
= Lin
ΔiLin
(1−D)T
Rearranging this for ΔiLin gives
ΔiLin =
−
(
Vin − Vout2+η
)
T (1−D)
Lin
(5)
During steady state operation, (2) and (5) are equal, from
which it can be shown that
Vout
Vin
= (2 + η)
1
1−D (6)
This transfer function is comprised of both the classic boost
transfer function 1(1−D) , and a scaling factor of (2+η). Figure
3 shows this transfer function as a function of D and η. From
Figure 2b, the maximum blocking potential difference across
the controlled switches is 2VA and the maximum blocking
potential across the diode is Vout+VB . This enables the choice
of appropriate components, and also leads to the controlled
switches having a lower blocking potential compared to the
diodes, permitting the use of devices with high current capa-
bility and lower on resistance.
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IV. CIRCUIT LOSSES
The electrical losses in this converter are distributed across
the switching components and the windings as follow
A. MOSFET Losses
To ﬁnd the losses associated with a single MOSFETs, the
conduction period of each over a switching time T should be
deﬁned. The timing waveforms shown in Figure 4 can be used
t
V
ton1 toff1 ton2 toff2
S1
S2
Fig. 4: Switch Timing Waveforms of S1 and S2
to clarify the conduction time of S2 as follows. Deﬁning the
switching period of S2 as
TS2 = ton1 + toff1 + ton2 + toff2
and the conduction period as
tonS2 = ton1 + toff1 + ton2
The effective duty cycle of the switch DS2 can be expressed
as
DS2 =
tonS2
TS2
Because the switching pattern is identical for both switches
S1 and S2, we can assume
ton1 = ton2 = ton and, toff1 = toff2 = toff
from which
TS2 = 2ton + 2toff
and
DS2 =
2ton + toff
TS2
From (1), D = 2tonTS2 therefore
2toff
TS2
= (1−D), and
DS2 = D +
1−D
2
simplifying which gives
DS2 =
1 +D
2
(7)
The power loss in the MOSFET is generated from three
parameters
1) Conduction Losses The conduction loss of the device,
Pc, is given by
Pc = I
2
Drms RDSon DS2 (8)
where RDSon is the Drain-Source on resistance of the
device.
2) Switching Losses
Figure 6 shows an approximate waveform of drain
current iD for a MOSFET during the switching transient.
t
iD
trise tfall
IDmax
Fig. 5: iD Timing Diagram
Fig. 6: Timing Diagrams for Rising and Falling Drain Currents
Using straight line approximations of the transient time,
the total energy loss during switching, Es, can be upper
bounded by using VDS which is a constant, and the
maximum value of the drain source current, IDmax as
Es =
∫
v(t)i(t) dt < VDS
IDmax
2
(trise + tfall)
from this
Ps < VDS
IDmax
2
(trise + tfall)
T
(9)
3) Reverse Recovery Loss
When one MOSFET switches off, reverse conduction
current irr ﬂows in the opposite direction through the
MOSFET as it re-establishes its inversion layer. Even
though irr is very small it occurs at a time when VDS
is very high so the power loss is still signiﬁcant. The
total charge Qrr contained in this process is given as
Qrr =
∫ trr
0
irr(t) dt
where trr is the Reverse Recovery Time.
The power dissipated is given by
Pr =
1
T
·
∫ trr
0
irr(t) · vrr(t) dt
vrr(t) is a constant value of VDS so we get
Pr =
VDS
T
·
∫ trr
0
irr(t) dt
This leads to
Pr =
VDS
T
Qrr (10)
When all the above characteristics are combined, an upper
bound to the total loss in the MOSFET over an entire switching
period T is given by
Pm = Pc + Pr + Ps
= I2Drms RDSon DS2 +
VDS
T
Qrr
+ VDS
IDmax
2
(trise + tfall)
T
This the previous expression can be rewritten in terms of Vout,
as
Pm = I
2
Drms RDSon DS2
+
2Vout
(2 + η)T
[
Qrr +
IDmax
2
(trise + tfall)
]
(11)
B. Diode Losses
To improve efﬁciency, Silicon Carbide (SiC) diodes were
used in order to eliminate the reverse leakage losses that are
associated with silicon diodes. Thus the main signiﬁcant loss
to consider is the diode conduction loss.
By applying a straight line approximation to the character-
istic curve of the device, and using a threshold voltage VT0
and the impedance RD, the loss in the diode can be written as
a function of the average current, IFav , and the RMS current,
IFrms , through the diode as
Pd = VT0 · IFav +RD · I2Frms (12)
C. Winding Losses
When dealing with high power at low voltage, the power
losses in the conductors can be very high due to the large
current and also the harmonic content [8]. Each frequency
component, fi, produces a certain amount of ﬂux around
the wire that is proportional to its value. Each component
also has a unique skin depth δi related to the its frequency,
normally estimated for Copper wire as δi = 6.62√fi cm where
the frequency is speciﬁed in Hz.
The current in the windings is an asymmetric traingular
waveform with a ripple of Ir and a DC value, IDC as shown
in Figure 7.
IDC
t
iL(t)
Ir
T
Fig. 7: Lin Current
The expression of this waveform is given by [9] as
iL(t) = IDC
+
∞∑
n=1
[
(−1)(n−1) Ir
π
sinc ((1−D)n)
Dn
]
sin (2πnf1t)
(13)
where f1 = 1T and is the switching frequency of the converter
and
sinc(x) =
{
1 if x = 0
sin(xπ)
xπ otherwise
The RMS value of the Fourier component at fn is given by
In(D) =
Ir
π
√
2
sinc ((1−D)n)
Dn
The total winding losses can be calculated by taking into
consideration all the current components [8]. The DC compo-
nent of iL(t) will not be affected by the duty cycle, and hence
the DC resistance loss is a constant. However, the harmonics
will be affected as described by the equation below,
Ph(D) = ρl
∞∑
n=1
(In(D))
2
A(nf1)
(14)
where A(nf1) is the cross-sectional area based on the skin
depth at harmonic n, l is the length of the wire and ρ is the
resistivity of the material. Equation 14 can be employed to
ﬁnd the wire losses in Lin by limiting the summation to a
ﬁnite number of harmonics. From (14), the variation of loss
due to the duty cycle can be computed and is a minimum
when D = 0.5. A Duty Cycle Factor, F (D) can be deﬁned
as
F (D) =
Ph(D)
Ph(0.5)
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shown in Figure 8
From this ﬁgure, in order to keep the losses low, the duty
cycle needs to be kept within a range of 0.2 to 0.8 from a
practical perspective.
V. EXPERIMENTAL RESULTS
An experimental circuit was built and tests were carried out
to verify the performance. The prototype supplied a constant
voltage load of 300 V, fed from a variable source ranging from
25 to 50 V. Details of the used components are shown in table
I.
Device Parameter Value Unit
Input Voltage Vin 25≤ Vin ≤50 V
Turns ratio η 3
DC Resistance RDC 38 mΩ per m
Length l 0.15 m
Frequency 1
T
200-300 kHz
MOSFET’s S1, S2
VDS Rating ≥120.0 V
RDS(on) 80.0 mΩ
Qg 114.6 nC
Diodes D1, D2
VT0 1.2 V
RD 75 mΩ
VRRM Rating ≥480 V
TABLE I: Experimental Circuit Parameters
A power handling capability of 200 W was reached while
the circuit efﬁciency exceeded 92% during full-load condition
as shown in Figure 9. The main loss was attributed to the
MOSFETs, which had an RDSon of 80mΩ passing 8A of
current. Using lower RDSon devices can enable an efﬁciency
of 96%.
The switch voltage VDS and its current IDS is shown in
Figure 10. This ﬁgure shows the maximum reverse voltage
across the switch being equal to 2VA. It also shows the turn on
current (and consequently turn on loss), which is overestimated
as in equation (9).
Voltage and current waveforms associated with the SiC
diodes are shown in Figure 11. The maximum blocking
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Fig. 9: Experimental Circuit Efﬁciency
Fig. 10: MOSFET IDS , Gate Signal Vgs, and VDS
Fig. 11: SiC Diode Vd and Id Waveform
potential of the diode is veriﬁed as VB+Vout, and two blocking
regions are clearly identiﬁed. The diode normally blocks Vout
when both S1 and S2 are closed. When one switch is open, the
diode associated with the other switch then blocks VB+Vout.
The current in Lin is presented in Figure 12. This shows
Fig. 12: Measured iL(t)
good agreement with the ideal waveform shown in Figure 7.
VI. CONCLUSION
This paper presents a new topology for boosting DC voltage.
The topology achieves a high gain due to the factor (2+η) that
is related to the tapped transformer. Due to the (2+η) factor, a
smaller duty cycle is needed to achieve the same gain when it
compared to the conventional boost converter. Introducing the
overlap during switching reduces the voltage and current stress
on the MOSFETs which improves efﬁciency and enables the
use of lower rated components. The effect of duty cycle on
copper loss has also been presented, with the minimal copper
loss occuring when the duty cycle is 0.5
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Abstract—A new method based on linear approximation of
RDFT is presented in this paper which will provide a computation
reduction as well as high accuracy in tracking the fundamental
in distorted grid during synchronization. Due to recent devel-
opments combined with the increasing of power demand by
single phase nonlinear loads, voltage spikes, harmonics and
DC component had affected on the electric grid quality. These
effects make Synchronization a challenge where ﬁlters or DSP
analysers are required to acquire the fundamental component as
a consequence to the waveform deformation.
Applying DFT ”Discrete Fourier Transform” using DSP pro-
cessors can be one of the best solutions to ﬁnd the waveform
parameters. However DFT is combined with high mathematical
computations and required using advanced microprocessors to
be applied in real-time.
I. INTRODUCTION
Increasing The grid diversity by connecting different type of
loads and power sources in parallel made the synchronization
process is challenge due to waveform distortion. Synchro-
nising source with the grid requires measuring the voltage
phasor accurately in real time to perform synchronization.
There are many techniques that can be used to perform
phasor synchronization, such as using phase locked loop (PLL)
[1],Zero Crossing Detector, Discrete Fourier Transform (DFT)
in digital systems and modiﬁed zero crossing detector [2].
Generally, digital PLL’s are low in reliability when there
is a DC component in the grid waveform and that due
to device saturation and losing lock [3],while zero crossing
detector cannot estimate the fundamental if the signal contain
harmonics. Therefore, DFT is becoming more widely used in
analysis of fundamental component and harmonics of electric
utility voltage and current [4].
Basically healthy grid voltage is a single tone waveform and
it can be represented as
Vg = Vm · sin (ωt+ θ) (1)
while the previous equation can be rewritten when the voltage
waveform is distorted by the sum of fundamental and h number
of odd harmonics
Vg = Vdc +
h=∞∑
h=1
Vm
h
· sin ((h · ωt) + θ) (2)
Where Vdc is the DC component in the grid
Referring to equation (1), there are three variables which
are the fundamental voltage magnitude V m, frequency ω and
phase θ that should be measured precisely in order to synchro-
nize to the grid. Finding the true Root Mean Square (RMS)
value can be easily done when the waveform is sinusoidal,
while it can be long process when the waveform is distorted
or in weak condition. Previous research Have investigated
synchronization to grid under abnormal condition of operation
such as [5] was able to combine the effect of the transient
process of the grid by adding a DC factor. [6] presented two
techniques, one relying on the DFT window width by matching
it to the period of the signal while the second was relying on
calculating the phase offset by comparing it to known phase.
In research [7] was also focusing on estimation of phase angle
based on calculating the phase error of positive sequence of
three phase system. Calculating the effective admittance in
frequency domain and estimating the frequency was presented
in [8] while [9] estimate admittance by decomposition the
current waveform using RDFT.
II. DISCRETE FOURIER TRANSFORM
DFT is an essential tool in digital signal processing that can
be implemented to obtain the fundamental signal parameters
by ﬁltering the grid voltage waveform and it can be described
as follows.
Vk =
N−1∑
n=0
vn · e−j2πn kN (3)
where k = 0, 1, 2, · · · , (N − 1) ;Fourier Transform bin
N: total number of the samples taken at a sampling fre-
quency.
vn: the sampled voltage
Referring to the equation (3) DFT operates by sampling the
input signal by fs frequency to calculate the component of
ωt
a− 1
a−N a−N + 1
a
V
Fig. 1. sampling window width
certain frequency (fg). Bin-width or frequency resolution can
be found by stating the number of samples (N) as shown in
Fig.1.
where:
binwidth =
fs
N
(4)
Grid waveform in equation (1) can be rewritten in complex
notation as follow [4]
V = V e−jθ = V cos θ + jV sin θ (5)
by substituting equation (5) in (3) the voltage phasor can
be represented as real and imagery component as follows:
eV [k] =
N−1∑
n=0
vn cos (2πn
k
N
) (6)
ImV [k] = −
N−1∑
n=0
vn sin (2πn
k
N
) (7)
III. RECURSIVE DISCRETE FOURIER TRANSFORM
The RDFT has been developed at ﬁrst to simplify the
computational complexity of DFT since then it was widely
employed in frequency detection and phasor calculations.
According to [10] RDFT has been one of the fastest
algorithms in power system application because it is compu-
tationally efﬁcient. RDFT can be used to ﬁnd the value of Vk
for a constant k.
Vk−1 =
a−1∑
n=a−N
vn · e−j2π
n−1·k
N (8)
Vk =
a∑
n=a−N+1
vn · e−j2π
n−1·k
N (9)
Thus
V NOWk = V
PREV
k−1 − v1 · e
−j2πn
N + · · ·+ vN · e
−j2πnk
N (10)
it can be simpliﬁed to
V NOWk = V
PREV
k−1 + (vn − v(n−N))× e
−j2πnk
N (11)
According to the previous there are only two multiplication
processes required when calculating a new value, which will
cause a time reduction during the calculation of the DFT,
which means minimum lag during synchronization.
IV. THE PROPOSED MEASUREMENT METHOD
There are three elements that should be found during vector
measuring, which are the frequency, the magnitude and the
phase angle. Ideally, grid waveform oscillate at or close to 50
Hz,where the proposed algorithm in this paper will suggest a
method to found the actual value.
Because grid frequency can varied within a certain limits
,usually between 48Hz and 52Hz, the suggested algorithm will
apply two DFT with different window width tuned at the same
mentioned frequencies.
The chosen number of samples should be a positive integer
that is multiple of both frequencies to comply with the
following.
f(measured) =
k · fs
N
(12)
where fs is the clock frequency.
Executing the RDFT will generate real and imaginary values
that will varied according to the input in sinc property for
each frequency bin. Both values are centred on the selected
frequencies which have a magnitude of Hb and Ha”.
f
Amplitude
52Hz
Ha
48Hz
Hb
α
S
Fig. 2. shows two frequencies measurement with difference of 4Hz
As shown in Fig.2 if the grid waveform oscillate at exact
50 Hz, both of Hb and Ha will have the same value and
by drawing the envelop of the sinc for the two RDFT, both
envelops should interact at α point.
By assuming that the grid is not oscillating at 50 Hz,
the following equation can solve to ﬁnd the magnitude and
frequency at point α.
Ha · sinc(52− α) = S (13)
Hb · sinc(52− 4 + α) = S (14)
where Ha,Hb are unity and represent the magnitude of the
measured frequency point. solving both of 13 and 14 should
have the same values and can be rewritten as
Ha · sin(52− α)
52− α = S (15)
Hb · sin(48 + α)
48 + α
= S (16)
Applying Taylor series can be one of the methods to solve
the equation to ﬁnd α as follows
sin(52−α) = (52−α)− (52− α)
3
3!
+
(52− α)5
5!
− (52− α)
7
7!
+· · ·
(17)
or it can be rewritten as
sin(52− α) =
∞∑
i=0
(−1)i
(2i+ 1)!
(52− α)2i+1 (18)
where i is an integer value.
As it can be seen solving the sinc function can leads to a
series of sequential mathematical equations which requires a
huge time to be solved and leads to make the solution inef-
ﬁcient. To solve this obstetrical, this paper will follow linear
approximation as one of the solution to reduce computational
time.
Alternatively applying linear approximation to the sinc
functions can reduce the computational time and provide an
accurate frequency measuring. It can be best described as,
measuring the frequency from the amplitude. Referring to
Fig.3 This can be performed by drawing a straight line between
the peak of the 52 Hz point and end at 48 HZ. this will shape
a triangle that has a unity hight and a width of 4 Hz.
The hight of the triangle will be changing with respect to
the RDFT obtained values. This variation will lead to move
the interaction point α along the scale of 4 Hz.
Practically, when Hb = 1 and Ha = 0 then the measured
frequency should be 48 Hz while, if the Hb = 0 and Ha = 1
then the measured frequency should be 52 Hz. while having
same value for both will indicate a 50 Hz.
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Fig. 3. two sinc function interact with bin difference 4Hz
Base on the linear approximation with the aid of the
regulation equation as shown below the ratio of frequency
deviation can be calculated, which will lead to ﬁnd the actual
frequency.
fdev =
Ha
Hb+Ha
(19)
The previous equation will determine the value of α or the
deviation in unity scale. To ﬁnd the actual frequency it will
be required to rescaled the deviation
fact = 48 + 4× fdev (20)
Calculating the actual frequency magnitude can be a second
step. It can be calculated by measuring the frequency bin
amplitude in relation to the normalized amplitude. Generating
a sinc lock up table based on the calculated frequency with
signal magnitude of 1 amplitude and 2Hz limit can cover half
the range of frequency 50-52 Hz while the second half can
be mirror image. Equation (21) can be used to ﬁnd the actual
magnitude.
Amplitude =
MeasuredMagnitude
StoredMagnitude
(21)
On the other hand, the signal phase can be calculated by
using the atan2 function, which it uses the imaginary and the
real to ﬁnd the phase
Based on the proposed method there are 20 synchronization
point in one cycle where:
Synch points =
Nfs
N
=
1000
50
= 20 (22)
as shown in equation (15) the sampling process will repeat
itself twenty times to acquire 250 sample during one duration
of the grid waveform which mean high precision to resynchro-
nize in case of frequency drifting.
V. RESULTS AND DISCUSSION
An experimental prototype was build in order to verify
the suggested method. The digital microcontroller STM32F4
discovery board by ST electronics has been programmed by
the proposed algorithm. The grid voltage waveform was linked
to the controller with a help of interface circuit to match the
grid voltage to the controller requirement which is unipolar 3.3
Volt. System Testing was carried out to initiate the validity
by checking the response speed of tracking the waveform
magnitude as well as the frequency and the phase angle.
The lower waveform in Fig.4 shows a high speed of ﬂuc-
tuation in signal magnitude while the upper trace represents
the algorithm response to the rate of change of the waveform
RMS value during ﬂuctuation.
Two advantages can be seen in Fig.4, which are the algo-
rithm has a high response speed to the change of grid voltage
and there is a linear relation in the rate of change between
the measured value and the grid voltage at low frequency
variation.
To ensure that the algorithm is able to synchronize an
inverter with the grid accurately. Fig.5 shows a generated gate
signal (pulse) of an inverter transistor that triggered at the
start of each cycle of the grid waveform. It can be shown
that there is a missing pulse in the waveform. This time is set
to track the grid waveform in case of frequency drifting. In
normal condition of operation there are another methods that
can perform frequency tracking without missing a trigger.
The accuracy of measuring the frequency and the phase angle
is shown in Fig. 5.The controller was able to generate a pulse
at the start of each cycle of the fundamental component with
no obvious delay shown. The sinusoidal waveform in Fig.5
Fig. 4. speed response to input voltage variation
Fig. 5. Phase and Frequency Measuring accuracy
was fed from actual grid voltage which it has a continuous
variation in the magnitude and the frequency.
Resynchronize for the proposed algorithm was set of 500
mSec to overcome grid frequency drifting. Fig.6 shows the
Resynchronize process of the microcontroller.
The ST microcontroller was able to handle calculate the
voltage waveform parameters and resynchronize by generating
Fig. 6. Microcontroller Resynchronize
trigger pulse at each start of the fundamental cycle.
VI. CONCLUSION
Synchronization to a weak or distorted grid voltage with
continuous frequency variation can be a problem. Usually
harmonics have its effect on the sinusoidal waveform by
changing it to non symmetrical signal around π2 . This can
cause a leading or lagging in the fundamental waveform at
zero-crossing point which can make many of synchronization
method inefﬁcient.
Using DFT tool with a limited window width can extract the
fundamental component from the distorted signal by ﬁltering
out all high frequencies, sub-harmonics and DC component.
Applying two DFT to calculate the fundamental component by
implementing it using 32 bit microcontroller was successful.
The controller had been able to measure, synchronise and
generate trigger in real time.
The overall system efﬁciency can be improved by increasing
the number of samples and sampling frequency, but it is
subject to the faster microcontrollers. Increasing the switching
frequency can help to reduce the synchronisation angle and
speeds up the response to the signal magnitude changing,
while increasing the number of samples can offer a better
quantization in the system.
Finally, the technique was successfully passed the veriﬁca-
tion and it also offered a reduction in calculation time by using
the proposed linear approximation.
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Appendix C
Simulation Software
c l f ;
subplot ( 2 1 1 ) ;
f g = 51 . 2 5 ;
Fs = 1000;
N = 250 ;
f o r t = 0 :N−1
x ( t+1) = s in (2∗ pi ∗ f g ∗ t /Fs ) ;
plx ( t+1) = t ;
end
X=abs ( f f t ( x ) ) ;
stem ( plx ( 11 : 1 6 ) ,X( 1 1 : 1 6 ) ) ;
g r id on
subplot ( 2 1 2 ) ;
g r id on
xlim ( [ 4 0 6 0 ] ) ;
hold on
s f = 3 . 9410 ;
f a = 48 ;
fb = 52 ;
f o r i= 1:100
f = ( i−f g )/ s f ;
y ( i ) = X(13)∗ abs (mysinc ( f ) ) ;
ply ( i ) = i ;
end
f o r i= 1:100
f = ( i−f a )/ s f ;
y ( i ) = X(14)∗ abs (mysinc ( f ) ) ;
end
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p lo t ( ply ( 41 : 6 1 ) , y ( 4 1 : 6 1 ) ) ;
f o r i= 1:100
f = ( i−fb )/ s f ;
y ( i ) = X(13)∗ abs (mysinc ( f ) ) ;
end
p lo t ( ply ( 41 : 6 1 ) , y ( 4 1 : 6 1 ) ) ;
stem ( fg , 1 0 0 ) ;
rg = 52 − 4∗(X(13)/ (X(13)+X( 1 4 ) ) ) ;
stem ( rg , 1 0 0 ) ;
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Appendix D
Synchronisation Code
#inc lude ” stm32f4xx . h”
#inc lude ”math . h”
// GLOBAL VARIABLES −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
#de f i n e N 250 // Number o f samples
#de f i n e k1 12 // Frequency bin f o r 48Hz
#de f i n e k2 13 // Frequency bin f o r 52Hz
#de f i n e ArrayLength 8000 // Length o f array f o r accuracy o f
f requency s e l e c t i o n tab l e
unsigned shor t i n t adc data [ 1 ] ; // Locat ion to s t o r e ADC data ( cu r r en t l y 1 sample )
f l o a t HknowRe1 , HknowIm1 , HkprevRe1 , HkprevIm1 ; // Stor ing r e a l and
imaginary f o r 48Hz
f l o a t HknowRe2 , HknowIm2 , HkprevRe2 , HkprevIm2 ; // Stor ing r e a l and
imaginary f o r 52Hz
f l o a t d i f f , omega ; // Stor ing f o r r e c u r s i v e sample d i f f e r e n c e and omega va lues
f l o a t omega1 [ 2 5 0 ] ;
f l o a t omega2 [ 2 5 0 ] ;
f l o a t cos1 [ 2 5 0 ] ;
f l o a t s in1 [ 2 5 0 ] ;
f l o a t phase1 [ 2 5 0 ] ;
f l o a t phasing ;
unsigned in t n ; //
i n t current , end ; //
f l o a t Vpk1 , Vpk2 ; // Value f o r s t o r i n g the
f l o a t Freq [ ArrayLength ] ; // Array f o r f requency s to rage
f l o a t Amp[ ArrayLength / 2 ] ; // Array f o r amplitude s to rage
unsigned in t po int ; //
f l o a t value ; //
f l o a t f requency ; // Var iab le f o r f requency measuring
f l o a t a c t f r e q ; // Var iab le f o r ac tua l f requency
f l o a t amplitude ; // Var iab le f o r amplitude
f l o a t amp norm ; // Var iab le f o r normal i sed amplitude
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f l o a t amp actual ; // Var iab le f o r ac tua l amplitude
unsigned in t t ab l e po i n t ; // Pointer f o r array t ab l e s
unsigned char c ; // Used f o r count ing in read adc
i n t y1 [N+1] , y2 [N+1] ; // i n t ddd = 0 ;
f l o a t t imer = 4999;
f l o a t t imersync ;
i n t t imer3 va l = 4999;
i n t npc sw i t ch s t a t e = 0x01 ;
f l o a t Phase1 , Phase2 ;
f l o a t PhaseOut1 , PhaseOut2 , omegaout ;
unsigned i n t c on f i gu r i ng =0x02 ;
unsigned in t PhaseOutla ;
// MAIN ROUTINE −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
i n t main ( void )
{
// in t u ;
adc setup ( ) ; // Setup the ADC and DAC
// CREATE TABLES FOR REDUCING COMPUTATION DURING OPERATION −−−−−−−−−−−−−−−−−−−−−−
f o r ( po int =0; point<(ArrayLength ) ; po int++) // Create array o f
f r e qu en c i e s to reduce computation
{
value = ( f l o a t ) point ;
f requency = 48.0 f + ( ( value / ArrayLength ) ∗ 4 ) ;
Freq [ po int ] = frequency ;
}
f o r ( po int = 0 ; point<(ArrayLength / 2 ) ; po int++) // Create array o f
magnitudes to reduce computation
during run time ( ha l f s i z e due to dup l i c a t i on
{
value = ( f l o a t ) point ;
i f ( po int == 0) amplitude = 1 ;
e l s e amplitude = ( s i n ( ( 1 . 0 f /4 .0 f )∗3 .14159 f ∗( Freq [ po int ] − 48 .0 f ) ) ) / (
( 1 . 0 f /4 .0 f )∗3 .14159 f ∗( Freq [ po int ] − 48 .0 f ) ) ;
Amp[ po int ] = amplitude ;
}
// new po int s
f o r ( po int =0; point <=249; po int++) // Create array o f f r e qu en c i e s
to reduce computation
{
omega1 [ po int ] = 2 ∗3.14159 ∗ ( f l o a t ) ( po int ∗k1 )/( f l o a t )N;
s in1 [ po int ] = s i n ( omega1 [ po int ] ) ;
cos1 [ po int ] = cos ( omega1 [ po int ] ) ;
phase1 [ po int ] = atan2 ( s in1 [ po int ] , cos1 [ po int ] ) ;
}
f o r ( po int = 0 ; point <=249; po int++) // Create array o f magnitudes to
reduce computation during run time ( ha l f s i z e due to dup l i c a t i on )
{
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omega2 [ po int ] = 2 ∗3.14159 ∗ ( f l o a t ) ( po int ∗k2 )/( f l o a t )N;
}
HknowRe1=HkprevRe1=HkprevRe1=HkprevIm1=0.0 , cur rent=0,n=0;
// Reset va lues
end=N;
// FOR 48Hz BIN −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
y1 [ cur rent ]=adc data [ 0 ] ; // s t o r e new data
d i f f = ( f l o a t ) ( y1 [ cur rent ]−y1 [ end ] ) ; // Ca lcu la te d i f f e r e n c e
between new sample and old sample
omega=omega1 [ n ] ; // Ca lcu la te the bin
HknowRe1=HkprevRe1 + d i f f ∗ cos ( omega ) ; // Ca lcu la te r e a l
component
HknowIm1=HkprevIm1 − d i f f ∗ s i n ( omega ) ; // Ca lcu la te imaginary
component
HkprevRe1=HknowRe1 ; // Sh i f t c a l cu l a t ed value f o r next i t e r a t i o n
HkprevIm1=HknowIm1 ; // Sh i f t c a l c u l a t ed value f o r next i t e r a t i o n
Vpk1=( sq r t (HknowRe1∗HknowRe1 + HknowIm1∗HknowIm1)∗0.0043296666 f ) ;
// Calcu lated magnitude at 48Hz bin
Phase1 = atan2 (HknowIm1 , HknowRe1 ) ;
PhaseOut1 = ( ( Phase1 ∗2047.5 f /3.14159 f )+2047.0 f ) ;
omegaout = ( ( cos ( omega )∗2047 .5 f /3.14159 f )+ 2047.0 f ) ;
output dac1 ( ( unsigned shor t i n t ) omegaout ) ;
output dac2 ( ( unsigned shor t i n t ) PhaseOut1 ) ;
// −FOR 52Hz BIN −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
y2 [ cur rent ]=adc data [ 0 ] ; // s t o r e new data
d i f f = ( f l o a t ) ( y2 [ cur rent ]−y2 [ end ] ) ; // Ca lcu la te d i f f e r e n c e between
new sample and old sample
omega = omega2 [ n ] ; // Ca lcu la te the bin
HknowRe2=HkprevRe2 + d i f f ∗ cos ( omega ) ; // Ca lcu la te r e a l component
HknowIm2=HkprevIm2 − d i f f ∗ s i n ( omega ) ; // Ca lcu la te imaginary component
HkprevRe2=HknowRe2 ; // Sh i f t c a l c u l a t ed value f o r next i t e r a t i o n
HkprevIm2=HknowIm2 ; // Sh i f t c a l c u l a t ed value f o r next i t e r a t i o n
Vpk2=( sq r t (HknowRe2∗HknowRe2 + HknowIm2∗HknowIm2)∗0.0043296666 f ) ; // Ca lcu la te
magnitude at 52Hz bin
Phase2 = atan2 (HknowIm2 , HknowRe2 ) ;
PhaseOut2 =((Phase2+3.142 f )∗500 .0 f ) ; // RECYCLE RECURSIVE DFT POINTERS
i f (−−current <0) cur rent=N; // r e c y c l e po i n t e r s from r e cu r s i v e loop
i f (−−end<0) end=N;
i f (++n==N)n=0;
// CALCULATE SIGNAL FREQUENCY / AMPLITUDE FROM LOOK UP TABLE −−−−−−−−−−−−−−−−−−−−−−−−−−
t ab l e p o i n t=( i n t ) ( ( Vpk2 / (Vpk1 + Vpk2 ) ) ∗ 8000.0 f ) ; // Ca lcu la te the l o c a t i o n
in the tab l e to read frequency / normal i sed amplitude
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a c t f r e q = Freq [ t ab l e po i n t ] ; // Get f r e q from the frequency tab l e
a c t f r e q = ac t f r e q ;
i f ( t ab l e po in t >=4000) // For amplitude , use the l a r g e s t amplitude
s i d e o f the waveforms f o r accuracy
{
amp norm = Amp[8000−1− t ab l e p o i n t ] ; // Get the amplitude from
the amplitude tab l e
amp actual=((Vpk2/amp norm)−1.8092 f )/0 .3776 f ; // Sca l e the amplitude to
the s to r ed amplitude
}
e l s e
{
amp norm = Amp[ t ab l e po i n t ] ; // Get the amplitude from the amplitude tab l e
amp actual=((Vpk1/amp norm)−1.8092 f )/0 .3776 f ; // Sca l e the amplitude
to the s to r ed amplitude
}
i f ( c on f i gu r i ng == 0x02 )
{
i f ( PhaseOut1 >=4050)
{
c on f i gu r i ng = 0x01 ;
}
}
i f ( c on f i gu r i ng ==0x01 )
{
i f ( PhaseOut1<=2048)
{
phasing = phase1 [ n ] ;
i f ( phasing<=0)
{
phasing = phasing + 3.14159 f ;
}
e l s e
{
phasing = phasing − 3.14159 f ;
}
i f ( phasing <0)
{
phasing = 3.14159 f+ ( phasing + 3.14159 f ) ;
}
phasing =(phasing /(2∗3.14159 f ) ) ;
phasing = 1− phasing ;
t imersync = (1 . 0 f / a c t f r e q ∗(1000000.0 f )∗(((52− a c t f r e q )∗0 .1 f )+0.35 f + phasing ) ) ;
t imer3 va l = ( i n t ) ( t imersync ) ;
TIM3−>CR1|=0X00 ;
TIM3−>CNT=0;
TIM3−>ARR= t imer3 va l ;
TIM3−>CNT =0;
TIM3−>CR1|=0X01 ;
c on f i gu r i ng = 0x02 ;
GPIOD−>BSRRH = 0XF000 ;
GPIOD−>BSRRL = 0X6000 ;
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npc sw i t ch s t a t e =0x01 ;
TIM3−>SR&=˜0X01 ;
}
}
}
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Synchronisation Setup
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Figure E.1: Voltage Transducer and Isolation Transformer
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Figure E.2: Output Level Shifting Feeding Buﬀering Circuit
Figure E.3: DC Converter (Reversion 1) Component Side
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Figure E.4: DC Converter (Reversion 1) PCB Side
Figure E.5: DC Converter (Reversion 2) Component Side
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Figure E.6: DC Converter (Reversion 2) PCB Side
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